Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp123375ybk; Tue, 12 May 2020 17:24:07 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxDhETZ1g110QM9q/wUZoCsbAI1ErquBrRoijjHwdEFNGlDjukDHkjn/A/UkULScWWB9eS1 X-Received: by 2002:a50:ed96:: with SMTP id h22mr10849124edr.132.1589329447789; Tue, 12 May 2020 17:24:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589329447; cv=none; d=google.com; s=arc-20160816; b=ma3EFBpWrWdXAEU5T08L+IOLflFBoIaPc01YkUO5/js9F+yklUdoVLxkhllYQtUqnb bm57KjrpwYvRE7t4g0owqyNsmRUElL671tWapT22iGEIlmJ8fZKrpPavRxbhqihGRPuo OvK0aUfdk1mGG07/O8IdCUWI8IMoYXuUwBoTjMmJAD/x3GRYRZRZAsIZKDeIsRoOvRJH qOasfZ+CbXZg5ZLKiqgZHmNSSXWYxyy+psn5xPIkbHvxbkt8/HWnuTWOj5E8EhgJ7CZL fQcwFOUm23ge8MRNfIJ3OwyVmvuXNDrLgQRft/KTmPy/hTxi3AH4BXfrmG+zMJZhY6is +qsQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=qRiNyJ14kkmUhQQUhsFnHEVQCIisy/ajBiOWKw0KSP4=; b=JcQDSdEq9BSTA9HLwi2OwfvM0G1flodzRYQ4DdHOwuh/4k2ACPqZP9QqMq/GJvyAC2 9gYhnePt2KnPhNx5OCwkTTOF/2ZVnpNvJqynwmGDEiBsjgC4OdlXGDYqAe13ZyFBuOkT XPJQU2wde9tBfrhjVHAh8V3wOK8nbm8bPr8PgUtnvCUhmQpOzIdXVXmTL09vNgC7bsyB I7YgII6e5cMMennYKDwNyxIqGpGPEu9wziZYUGZjbzi12iUxFsEE10MMdGaVq1uN4PQs TKocW2OEyWIzcBfbhMmKv4eehDXHOjSnbc0XVN6i6h5pFehvD1nJeL7G+eOsXFYAWpMz q8ng== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id x17si9572788edi.409.2020.05.12.17.23.44; Tue, 12 May 2020 17:24:07 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731789AbgEMAVA (ORCPT + 99 others); Tue, 12 May 2020 20:21:00 -0400 Received: from inva020.nxp.com ([92.121.34.13]:56384 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731674AbgEMAU6 (ORCPT ); Tue, 12 May 2020 20:20:58 -0400 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id DC7C31A12A0; Wed, 13 May 2020 02:20:55 +0200 (CEST) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id C11A81A12A7; Wed, 13 May 2020 02:20:50 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 753B3402DF; Wed, 13 May 2020 08:20:44 +0800 (SGT) From: Anson Huang To: mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Linux-imx@nxp.com Subject: [PATCH V5 1/5] dt-bindings: clock: Convert i.MX6Q clock to json-schema Date: Wed, 13 May 2020 08:11:20 +0800 Message-Id: <1589328684-1397-2-git-send-email-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1589328684-1397-1-git-send-email-Anson.Huang@nxp.com> References: <1589328684-1397-1-git-send-email-Anson.Huang@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert the i.MX6Q clock binding to DT schema format using json-schema. Signed-off-by: Anson Huang Acked-by: Stephen Boyd --- Changes since V4: - add descriptions for interrupts and each item of it. --- .../devicetree/bindings/clock/imx6q-clock.txt | 41 ------------ .../devicetree/bindings/clock/imx6q-clock.yaml | 72 ++++++++++++++++++++++ 2 files changed, 72 insertions(+), 41 deletions(-) delete mode 100644 Documentation/devicetree/bindings/clock/imx6q-clock.txt create mode 100644 Documentation/devicetree/bindings/clock/imx6q-clock.yaml diff --git a/Documentation/devicetree/bindings/clock/imx6q-clock.txt b/Documentation/devicetree/bindings/clock/imx6q-clock.txt deleted file mode 100644 index 13d36d4..0000000 --- a/Documentation/devicetree/bindings/clock/imx6q-clock.txt +++ /dev/null @@ -1,41 +0,0 @@ -* Clock bindings for Freescale i.MX6 Quad - -Required properties: -- compatible: Should be "fsl,imx6q-ccm" -- reg: Address and length of the register set -- interrupts: Should contain CCM interrupt -- #clock-cells: Should be <1> - -Optional properties: -- fsl,pmic-stby-poweroff: Configure CCM to assert PMIC_STBY_REQ signal - on power off. - Use this property if the SoC should be powered off by external power - management IC (PMIC) triggered via PMIC_STBY_REQ signal. - Boards that are designed to initiate poweroff on PMIC_ON_REQ signal should - be using "syscon-poweroff" driver instead. -- clocks: list of clock specifiers, must contain an entry for each entry - in clock-names -- clock-names: valid names are "osc", "ckil", "ckih1", "anaclk1" and "anaclk2" - -The clock consumer should specify the desired clock by having the clock -ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx6qdl-clock.h -for the full list of i.MX6 Quad and DualLite clock IDs. - -Examples: - -#include - -clks: ccm@20c4000 { - compatible = "fsl,imx6q-ccm"; - reg = <0x020c4000 0x4000>; - interrupts = <0 87 0x04 0 88 0x04>; - #clock-cells = <1>; -}; - -uart1: serial@2020000 { - compatible = "fsl,imx6q-uart", "fsl,imx21-uart"; - reg = <0x02020000 0x4000>; - interrupts = <0 26 0x04>; - clocks = <&clks IMX6QDL_CLK_UART_IPG>, <&clks IMX6QDL_CLK_UART_SERIAL>; - clock-names = "ipg", "per"; -}; diff --git a/Documentation/devicetree/bindings/clock/imx6q-clock.yaml b/Documentation/devicetree/bindings/clock/imx6q-clock.yaml new file mode 100644 index 0000000..429e3b6 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/imx6q-clock.yaml @@ -0,0 +1,72 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/imx6q-clock.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Clock bindings for Freescale i.MX6 Quad + +maintainers: + - Anson Huang + +properties: + compatible: + const: fsl,imx6q-ccm + + reg: + maxItems: 1 + + interrupts: + description: CCM provides 2 interrupt requests, request 1 is to generate + interrupt for frequency or mux change, request 2 is to generate + interrupt for oscillator read or PLL lock. + items: + - description: CCM interrupt request 1 + - description: CCM interrupt request 2 + maxItems: 2 + + '#clock-cells': + const: 1 + + clocks: + items: + - description: 24m osc + - description: 32k osc + - description: ckih1 clock input + - description: anaclk1 clock input + - description: anaclk2 clock input + + clock-names: + items: + - const: osc + - const: ckil + - const: ckih1 + - const: anaclk1 + - const: anaclk2 + + fsl,pmic-stby-poweroff: + $ref: /schemas/types.yaml#/definitions/flag + description: | + Use this property if the SoC should be powered off by external power + management IC (PMIC) triggered via PMIC_STBY_REQ signal. + Boards that are designed to initiate poweroff on PMIC_ON_REQ signal should + be using "syscon-poweroff" driver instead. + +required: + - compatible + - reg + - interrupts + - '#clock-cells' + +examples: + # Clock Control Module node: + - | + #include + + clock-controller@20c4000 { + compatible = "fsl,imx6q-ccm"; + reg = <0x020c4000 0x4000>; + interrupts = <0 87 IRQ_TYPE_LEVEL_HIGH>, + <0 88 IRQ_TYPE_LEVEL_HIGH>; + #clock-cells = <1>; + }; -- 2.7.4