Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp481275ybk; Wed, 13 May 2020 05:19:46 -0700 (PDT) X-Google-Smtp-Source: APiQypIFmAiFavGEkH+cLgIDldzXhV0HVTQ8Gl1ch6kSIAgCnP2IVzHMdKrWwWkLC8AKCWQx3Fy3 X-Received: by 2002:a50:c01a:: with SMTP id r26mr22212894edb.361.1589372385970; Wed, 13 May 2020 05:19:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589372385; cv=none; d=google.com; s=arc-20160816; b=X3UDjfW1yaiV1rZOAEk/pw9mkgnGAKJzmmH6axlugXReB3L0NtpUCTvSV9AvzsOKLG lIxSTKIlqFeJXnR+CBTCOugukTqsVWn/8cOFe7+YgQc9cD59QI5DjjU1+dKNIjbf/TbS UQeQJISGH0GeOqJLzasaHkzoc6Hi8lBfKzx6B4DHEedLqKrkWWtxbLMJiGxSqrrcUGrY lRHc9u8Jvb5DEtGK4bMq8QHI176E4zrSJQDpVwTeL/IFiW9hVTkInLoemxdQIJrSozh0 6gH27xhTWrcQaEtK0/YH/+hFsZUsvHCLmu7CGTRNVsTZp9+5G88oMENQzT3mvqcFfMMo 0ssQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:references :in-reply-to:subject:cc:to:from; bh=mHLnwaXtKEzMXy4U4BzfMsS6vgh7vys0UdTTjYHZfSg=; b=MDqCZ9+R+8lhB9ZG8FcVX1UIYPFAGAXFP4y+t0gllvqJHjMNFhZVYKtD7OndH0kH1A 1hMlL8czMm/rafvIIv6cAHsKekYxkJE+ygYFfLrIwW//3+1Yk90h97a01ewaVjw/J+oA KNkodnTdshG0CxtJ4qvs1YWaRSQ3H2wL03NYe6+oWEBB++rFRmFCJj6mXp1WIaf8P1dn /qGxM+8zezbO0My1mFHLfphIUACT+FejqxrN2QKJVuCv5vSe1679sZ22s4ec4Rkst+pv Pgj2dvxoplCVnkE+9Qlc7JMSALzmxZD2GG7na2Ab6P4KdbtsbsksaEj6a+hIMK+otpqq sf3Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id dr18si11644443ejc.34.2020.05.13.05.19.22; Wed, 13 May 2020 05:19:45 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731952AbgEMMPv (ORCPT + 99 others); Wed, 13 May 2020 08:15:51 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43746 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726020AbgEMMPu (ORCPT ); Wed, 13 May 2020 08:15:50 -0400 Received: from Galois.linutronix.de (Galois.linutronix.de [IPv6:2a0a:51c0:0:12e:550::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6F597C061A0C; Wed, 13 May 2020 05:15:50 -0700 (PDT) Received: from p5de0bf0b.dip0.t-ipconnect.de ([93.224.191.11] helo=nanos.tec.linutronix.de) by Galois.linutronix.de with esmtpsa (TLS1.2:DHE_RSA_AES_256_CBC_SHA256:256) (Exim 4.80) (envelope-from ) id 1jYqIX-00020P-0Z; Wed, 13 May 2020 14:15:41 +0200 Received: by nanos.tec.linutronix.de (Postfix, from userid 1000) id 67ED9100605; Wed, 13 May 2020 14:15:40 +0200 (CEST) From: Thomas Gleixner To: Jiaxun Yang , maz@kernel.org Cc: Jiaxun Yang , Jason Cooper , Rob Herring , Huacai Chen , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-mips@vger.kernel.org Subject: Re: [PATCH v2 5/6] irqchip: Add Loongson PCH MSI controller In-Reply-To: <874ksk3uda.fsf@nanos.tec.linutronix.de> References: <20200422142428.1249684-1-jiaxun.yang@flygoat.com> <20200428063247.2223499-1-jiaxun.yang@flygoat.com> <20200428063247.2223499-5-jiaxun.yang@flygoat.com> <874ksk3uda.fsf@nanos.tec.linutronix.de> Date: Wed, 13 May 2020 14:15:40 +0200 Message-ID: <871rno3uab.fsf@nanos.tec.linutronix.de> MIME-Version: 1.0 Content-Type: text/plain X-Linutronix-Spam-Score: -1.0 X-Linutronix-Spam-Level: - X-Linutronix-Spam-Status: No , -1.0 points, 5.0 required, ALL_TRUSTED=-1,SHORTCIRCUIT=-0.0001 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Thomas Gleixner writes: > Jiaxun Yang writes: >> + >> +struct pch_msi_data { >> + spinlock_t msi_map_lock; >> + phys_addr_t doorbell; >> + u32 irq_first; /* The vector number that MSIs starts */ >> + u32 num_irqs; /* The number of vectors for MSIs */ >> + unsigned long *msi_map; >> +}; >> + >> +static void pch_msi_mask_msi_irq(struct irq_data *d) >> +{ >> + pci_msi_mask_irq(d); >> + irq_chip_mask_parent(d); >> +} >> + >> +static void pch_msi_unmask_msi_irq(struct irq_data *d) >> +{ >> + pci_msi_unmask_irq(d); >> + irq_chip_unmask_parent(d); > > The ordering of mask and unmask is assymetric. That does not make sense. > >> +static struct msi_domain_info pch_msi_domain_info = { >> + .flags = MSI_FLAG_USE_DEF_DOM_OPS | MSI_FLAG_USE_DEF_CHIP_OPS | >> + MSI_FLAG_MULTI_PCI_MSI | MSI_FLAG_PCI_MSIX, >> + .chip = &pch_msi_irq_chip, > > Please maintain tabular layout. Ooops. Wanted to reply to V3, but the comments are valid for V3 as well. Thanks, tglx