Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp744238ybk; Wed, 13 May 2020 11:55:15 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwcCAiWkQDXwDy1sXzZd1Ha9Hm++3XRMN7xdZdBxX1WOsH2r3IWhD8y8bA2UDy2Ndnv+fas X-Received: by 2002:a17:906:a29a:: with SMTP id i26mr378917ejz.199.1589396115426; Wed, 13 May 2020 11:55:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589396115; cv=none; d=google.com; s=arc-20160816; b=JfqSBttSzNLgD8sep5iWNpdgtk6k47jwSd89WM2Q8OYsZdJDPEz5nIbwPxNMy5jt6E yB9uVBoVbyaknNwlKx6sPCYJ+LUKLWV8amaH9azhfDUmE055BfR9zbzeVaPYeL6bEmd1 0VU8Bm+WwGxFx4o2GpexgjqUC0RC39mlIMfA2elHXZy2g67EUhpXmJy2EIFDWg13zQzx qVTWGRbg+qHSfySAb8rvrr7EVInv7ws+BTdF4qOzDfpaLChNaSx3XxXvd1MlQ5et7zU9 L9PF6qGCQ0DMQQAgY31djGusnvHDfy3wtnLOUyvwKh0xpNOyoOQILJnANSVBWdV2T5/8 DAsw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=klz1aIlltTyMvpQo6wp2CnVfN50qcHTeSgtHjx0WeI8=; b=DrDPj6UYNSusd/lSARyUmboXokaHE8qBo+pYhB7G/F/rpWMHd/nXB8+QuhAovu49LK i7KFKuYijUJyUlP1Dpd1PVEl1GeVEas9Gq7soz+Nq8hKg8FTYvjIW3MgDUMHaHcf3sl5 h25TvnaMz408pjuQd2N+7+HI5NZkWJC43RAWLvq1sKjmOrTlWoFLgpYYYnbOG5wSnzX9 gJLxMCZ2Y1TJvd8rRCA6JVa4xE4pY4SIoaCcB45GePMyl3Jp0Zy6zIMCZVVtgGssYvee l3LDXGL1CkCToE8jA9TNwTYGDDfLmCOYQOIdgdZlrXiSbpQEkyuU04cqndmV1Z6apv2c 7Dnw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@redhat.com header.s=mimecast20190719 header.b=O7gEDDzh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=redhat.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id rl1si363643ejb.167.2020.05.13.11.54.52; Wed, 13 May 2020 11:55:15 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@redhat.com header.s=mimecast20190719 header.b=O7gEDDzh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=redhat.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390252AbgEMSwr (ORCPT + 99 others); Wed, 13 May 2020 14:52:47 -0400 Received: from us-smtp-1.mimecast.com ([205.139.110.61]:38872 "EHLO us-smtp-delivery-1.mimecast.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S2390174AbgEMSwq (ORCPT ); Wed, 13 May 2020 14:52:46 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1589395964; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc; bh=klz1aIlltTyMvpQo6wp2CnVfN50qcHTeSgtHjx0WeI8=; b=O7gEDDzhd+Ediw2lolIyIWukU00BctGrUTwF1sJufx5l9z+iKVIkIoo7GS16V920kh+iXB xqA/116Fl73lyIAdhcijM/aeWFtJko+oL4L5wYQfUKikf4coKuaVLfcJUkniaVOsPvdpS7 O8PPu3hM9NKV+MjItNCjlrT7/2LR67I= Received: from mail-pf1-f200.google.com (mail-pf1-f200.google.com [209.85.210.200]) (Using TLS) by relay.mimecast.com with ESMTP id us-mta-46-YhkYWQwQOa64APFU1gPAgA-1; Wed, 13 May 2020 14:52:43 -0400 X-MC-Unique: YhkYWQwQOa64APFU1gPAgA-1 Received: by mail-pf1-f200.google.com with SMTP id t22so505633pfe.3 for ; Wed, 13 May 2020 11:52:43 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=klz1aIlltTyMvpQo6wp2CnVfN50qcHTeSgtHjx0WeI8=; b=mYR21rbSwPtrtLQLaVqF1za1jnTp3BqskTBNwbgJ6NjaKRxWeWhRqBmU2dMFBsf20P 1cqaaxzGpm6Ch4Sbpx7WGcw9b+/LZ8EwgHRqYhW/e7Fc/K2VwaiyTgYWD7tXYfCYK/vz mII4KscTNE07023/KvPeAJQpYIxjLil10Yx8mKbSu/UHXTVDUMBRH8KRvHfsSEibozAK mrdX5jguB0B4Dj0WpAI789k8FyQYzg3niT9K4HLSppnPR8pfU8IFcB+Eq4seMIX44tVO RMUo+CCe8ju5ArzPZaifyY8rWn/wYYLBYe0O9IebusiirY3bTtB+rr4teQns+N8bqnua Wb/g== X-Gm-Message-State: AGi0PuazCvmzSuxXaR9D+H0dQ3P7uJ4heuYnD8QkJvbJYDYcdBqVSUed 3L2oNf4uJ2OFBI+9aOV25yM/xLSPJXP7zBZFsAcC519fj6BjFM+N07sPJ6lKwbQrJA/yw36JRWo 9zCULrnMNZzuCL6TLHwaK7+xM X-Received: by 2002:a17:90a:bc4a:: with SMTP id t10mr35609769pjv.104.1589395961816; Wed, 13 May 2020 11:52:41 -0700 (PDT) X-Received: by 2002:a17:90a:bc4a:: with SMTP id t10mr35609740pjv.104.1589395961483; Wed, 13 May 2020 11:52:41 -0700 (PDT) Received: from localhost ([122.177.166.225]) by smtp.gmail.com with ESMTPSA id m18sm16270331pjl.14.2020.05.13.11.52.40 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 13 May 2020 11:52:40 -0700 (PDT) From: Bhupesh Sharma To: linux-arm-kernel@lists.infradead.org, x86@kernel.org Cc: bhsharma@redhat.com, bhupesh.linux@gmail.com, Boris Petkov , Ingo Molnar , Thomas Gleixner , Jonathan Corbet , James Morse , Mark Rutland , Will Deacon , Steve Capper , Catalin Marinas , Ard Biesheuvel , Michael Ellerman , Paul Mackerras , Benjamin Herrenschmidt , Dave Anderson , Kazuhito Hagio , John Donnelly , scott.branden@broadcom.com, Amit Kachhap , linuxppc-dev@lists.ozlabs.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, kexec@lists.infradead.org Subject: [PATCH v6 0/2] Append new variables to vmcoreinfo (TCR_EL1.T1SZ for arm64 and MAX_PHYSMEM_BITS for all archs) Date: Thu, 14 May 2020 00:22:35 +0530 Message-Id: <1589395957-24628-1-git-send-email-bhsharma@redhat.com> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Apologies for the delayed update. Its been quite some time since I posted the last version (v5), but I have been really caught up in some other critical issues. Changes since v5: ---------------- - v5 can be viewed here: http://lists.infradead.org/pipermail/kexec/2019-November/024055.html - Addressed review comments from James Morse and Boris. - Added Tested-by received from John on v5 patchset. - Rebased against arm64 (for-next/ptr-auth) branch which has Amit's patchset for ARMv8.3-A Pointer Authentication feature vmcoreinfo applied. Changes since v4: ---------------- - v4 can be seen here: http://lists.infradead.org/pipermail/kexec/2019-November/023961.html - Addressed comments from Dave and added patches for documenting new variables appended to vmcoreinfo documentation. - Added testing report shared by Akashi for PATCH 2/5. Changes since v3: ---------------- - v3 can be seen here: http://lists.infradead.org/pipermail/kexec/2019-March/022590.html - Addressed comments from James and exported TCR_EL1.T1SZ in vmcoreinfo instead of PTRS_PER_PGD. - Added a new patch (via [PATCH 3/3]), which fixes a simple typo in 'Documentation/arm64/memory.rst' Changes since v2: ---------------- - v2 can be seen here: http://lists.infradead.org/pipermail/kexec/2019-March/022531.html - Protected 'MAX_PHYSMEM_BITS' vmcoreinfo variable under CONFIG_SPARSEMEM ifdef sections, as suggested by Kazu. - Updated vmcoreinfo documentation to add description about 'MAX_PHYSMEM_BITS' variable (via [PATCH 3/3]). Changes since v1: ---------------- - v1 was sent out as a single patch which can be seen here: http://lists.infradead.org/pipermail/kexec/2019-February/022411.html - v2 breaks the single patch into two independent patches: [PATCH 1/2] appends 'PTRS_PER_PGD' to vmcoreinfo for arm64 arch, whereas [PATCH 2/2] appends 'MAX_PHYSMEM_BITS' to vmcoreinfo in core kernel code (all archs) This patchset primarily fixes the regression reported in user-space utilities like 'makedumpfile' and 'crash-utility' on arm64 architecture with the availability of 52-bit address space feature in underlying kernel. These regressions have been reported both on CPUs which don't support ARMv8.2 extensions (i.e. LVA, LPA) and are running newer kernels and also on prototype platforms (like ARMv8 FVP simulator model) which support ARMv8.2 extensions and are running newer kernels. The reason for these regressions is that right now user-space tools have no direct access to these values (since these are not exported from the kernel) and hence need to rely on a best-guess method of determining value of 'vabits_actual' and 'MAX_PHYSMEM_BITS' supported by underlying kernel. Exporting these values via vmcoreinfo will help user-land in such cases. In addition, as per suggestion from makedumpfile maintainer (Kazu), it makes more sense to append 'MAX_PHYSMEM_BITS' to vmcoreinfo in the core code itself rather than in arm64 arch-specific code, so that the user-space code for other archs can also benefit from this addition to the vmcoreinfo and use it as a standard way of determining 'SECTIONS_SHIFT' value in user-land. Cc: Boris Petkov Cc: Ingo Molnar Cc: Thomas Gleixner Cc: Jonathan Corbet Cc: James Morse Cc: Mark Rutland Cc: Will Deacon Cc: Steve Capper Cc: Catalin Marinas Cc: Ard Biesheuvel Cc: Michael Ellerman Cc: Paul Mackerras Cc: Benjamin Herrenschmidt Cc: Dave Anderson Cc: Kazuhito Hagio Cc: John Donnelly Cc: scott.branden@broadcom.com Cc: Amit Kachhap Cc: x86@kernel.org Cc: linuxppc-dev@lists.ozlabs.org Cc: linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org Cc: linux-doc@vger.kernel.org Cc: kexec@lists.infradead.org Bhupesh Sharma (2): crash_core, vmcoreinfo: Append 'MAX_PHYSMEM_BITS' to vmcoreinfo arm64/crash_core: Export TCR_EL1.T1SZ in vmcoreinfo Documentation/admin-guide/kdump/vmcoreinfo.rst | 16 ++++++++++++++++ arch/arm64/include/asm/pgtable-hwdef.h | 1 + arch/arm64/kernel/crash_core.c | 10 ++++++++++ kernel/crash_core.c | 1 + 4 files changed, 28 insertions(+) -- 2.7.4