Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp812550ybk; Wed, 13 May 2020 13:51:43 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy4csb8a2m5YD50EYubM6Sb3m+SHV0vs7pkfS7iz+Rm0iqpmVyITDw8FmVh64PY03iWT16/ X-Received: by 2002:a05:6402:31b1:: with SMTP id dj17mr1410579edb.142.1589403103247; Wed, 13 May 2020 13:51:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589403103; cv=none; d=google.com; s=arc-20160816; b=HtTI8uKgjqRdWrIMnxcJeMkx39xYxSiAvfnbRk0mL2+Ens7SL/+bEnv4CalhkPJtus Vaw/n8V1YfHuFlxnkQeH4wjKxeykQU8XG3EXMFVooG7cDmKE4wpf3bz3kOyKMif3E1Hr PFzo2ogEtcjc44CxRoUXieYNu/navBuXn8zRY2RyfD1aq/LuTIeeM3nsh4SiDJrjO9yX 4LsM6nsb4yXPeRMW9ePk3FJFrnkWu5evFk1TQeQ7nXl962ECF14gTCdERph9mmOv8IQj V7IE+MppfTXIzNEnCYNdBCIo9bvhnfR2qIvssVC1X4VVlZEq3H/htmowgm+TYREviNy7 rxjg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature; bh=mWmZmtnRgdmb8pVcRYCzUXIlC4PPbMEYeOODocw0Wtk=; b=ArIZQJBtfb/shVUlD3MN0Go1mlkGWdJkI+T8Rwa6LJlNeTQ8IPg7zP1WuwfFvCGJKJ hNPSE5ovvHAFSwbdLMsdgXvywtlInBlMNBOakkvIMmUKj4eAOaq0DKO1X+sl/2Xh6ZBg 9PGQxCJQ/oPk2ytin74pGovy6NzErBg4g7kvxLC8FCMMEXNK/6oEplgnpBbI3KWmES9K HpYA7XPj6mqbp/8Zb0I8Zr+7UGYRLUSj2Pf9bSeyWHHzGiv/wVDKgIDjX/h+85hvV+iC fpPFnCsznWp+Em043T83oI3rEMIqaolMCI/jFZhNvZNgctMIeI9/ucZ+8f/JLtu2lnrL dsqg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=oUefQaD0; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id x13si549792ejb.364.2020.05.13.13.51.20; Wed, 13 May 2020 13:51:43 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=oUefQaD0; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389880AbgEMRUS (ORCPT + 99 others); Wed, 13 May 2020 13:20:18 -0400 Received: from fllv0016.ext.ti.com ([198.47.19.142]:38084 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1732731AbgEMRUS (ORCPT ); Wed, 13 May 2020 13:20:18 -0400 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 04DHKAds047544; Wed, 13 May 2020 12:20:10 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1589390410; bh=mWmZmtnRgdmb8pVcRYCzUXIlC4PPbMEYeOODocw0Wtk=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=oUefQaD04F6GbefMgKr7lXZYq6luxR+EACLB3Pp4j5PkT+SDHE9oQ/WA6/gZrdQtQ ohT6ThN8W8HUKMm5l1O8Cx0jDIa4UUa9YGZxFx4KfpFrTqlnPmEyY/HPoz18dmjPc1 fSItFfaJS323wc1CnxIh9lOcVl+ypNb0bRX51JDw= Received: from DLEE101.ent.ti.com (dlee101.ent.ti.com [157.170.170.31]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 04DHKA6C101977 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 13 May 2020 12:20:10 -0500 Received: from DLEE113.ent.ti.com (157.170.170.24) by DLEE101.ent.ti.com (157.170.170.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Wed, 13 May 2020 12:20:09 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Wed, 13 May 2020 12:20:09 -0500 Received: from [10.250.48.148] (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 04DHK959112693; Wed, 13 May 2020 12:20:09 -0500 Subject: Re: [PATCH 1/3] dt-bindings: remoteproc: Add bindings for C66x DSPs on TI K3 SoCs To: Mathieu Poirier CC: Bjorn Andersson , Rob Herring , Lokesh Vutla , , , , References: <20200325201839.15896-1-s-anna@ti.com> <20200325201839.15896-2-s-anna@ti.com> <20200427194915.GA10552@xps15> From: Suman Anna Message-ID: <8a2a3c6a-7db5-9c57-7fcf-a52af901c911@ti.com> Date: Wed, 13 May 2020 12:20:09 -0500 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.7.0 MIME-Version: 1.0 In-Reply-To: <20200427194915.GA10552@xps15> Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 4/27/20 2:49 PM, Mathieu Poirier wrote: > Hi Suman, > > I have started to review this set - comments will come over the next few days. > > On Wed, Mar 25, 2020 at 03:18:37PM -0500, Suman Anna wrote: >> Some Texas Instruments K3 family of SoCs have one of more Digital Signal >> Processor (DSP) subsystems that are comprised of either a TMS320C66x >> CorePac and/or a next-generation TMS320C71x CorePac processor subsystem. >> Add the device tree bindings document for the C66x DSP devices on these >> SoCs. The added example illustrates the DT nodes for the first C66x DSP >> device present on the K3 J721E family of SoCs. >> >> Signed-off-by: Suman Anna >> --- >> .../bindings/remoteproc/ti,k3-dsp-rproc.yaml | 180 ++++++++++++++++++ >> 1 file changed, 180 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/remoteproc/ti,k3-dsp-rproc.yaml >> >> diff --git a/Documentation/devicetree/bindings/remoteproc/ti,k3-dsp-rproc.yaml b/Documentation/devicetree/bindings/remoteproc/ti,k3-dsp-rproc.yaml >> new file mode 100644 >> index 000000000000..416e3abe7937 >> --- /dev/null >> +++ b/Documentation/devicetree/bindings/remoteproc/ti,k3-dsp-rproc.yaml >> @@ -0,0 +1,180 @@ >> +# SPDX-License-Identifier: (GPL-2.0-only or BSD-2-Clause) >> +%YAML 1.2 >> +--- >> +$id: http://devicetree.org/schemas/remoteproc/ti,k3-dsp-rproc.yaml# >> +$schema: http://devicetree.org/meta-schemas/core.yaml# >> + >> +title: TI K3 DSP devices >> + >> +maintainers: >> + - Suman Anna >> + >> +description: | >> + The TI K3 family of SoCs usually have one or more TI DSP Core sub-systems >> + that are used to offload some of the processor-intensive tasks or algorithms, >> + for achieving various system level goals. >> + >> + These processor sub-systems usually contain additional sub-modules like >> + L1 and/or L2 caches/SRAMs, an Interrupt Controller, an external memory >> + controller, a dedicated local power/sleep controller etc. The DSP processor >> + cores in the K3 SoCs are usually either a TMS320C66x CorePac processor or a >> + TMS320C71x CorePac processor. >> + >> + Each DSP Core sub-system is represented as a single DT node. Each node has a >> + number of required or optional properties that enable the OS running on the >> + host processor (Arm CorePac) to perform the device management of the remote >> + processor and to communicate with the remote processor. >> + >> +properties: >> + compatible: >> + const: ti,j721e-c66-dsp >> + description: >> + Use "ti,j721e-c66-dsp" for C66x DSPs on K3 J721E SoCs >> + >> + reg: >> + description: | >> + Should contain an entry for each value in 'reg-names'. >> + Each entry should have the memory region's start address >> + and the size of the region, the representation matching >> + the parent node's '#address-cells' and '#size-cells' values. >> + minItems: 3 >> + maxItems: 3 >> + >> + reg-names: >> + description: | >> + Should contain strings with the names of the specific internal >> + internal memory regions, and should be defined in this order > > The word "internal" is found twice in a row. > >> + maxItems: 3 >> + items: >> + - const: l2sram >> + - const: l1pram >> + - const: l1dram >> + >> + ti,sci: >> + $ref: /schemas/types.yaml#/definitions/phandle >> + description: >> + Should be a phandle to the TI-SCI System Controller node >> + >> + ti,sci-dev-id: >> + $ref: /schemas/types.yaml#/definitions/uint32 >> + description: | >> + Should contain the TI-SCI device id corresponding to the DSP core. >> + Please refer to the corresponding System Controller documentation >> + for valid values for the DSP cores. >> + >> + ti,sci-proc-ids: >> + description: Should contain a single tuple of . >> + allOf: >> + - $ref: /schemas/types.yaml#/definitions/uint32-matrix >> + - maxItems: 1 >> + items: >> + items: >> + - description: TI-SCI processor id for the DSP core device >> + - description: TI-SCI host id to which processor control >> + ownership should be transferred to >> + >> + resets: >> + description: | >> + Should contain the phandle to the reset controller node >> + managing the resets for this device, and a reset >> + specifier. Please refer to the following reset bindings >> + for the reset argument specifier, >> + Documentation/devicetree/bindings/reset/ti,sci-reset.txt >> + >> + firmware-name: >> + description: | >> + Should contain the name of the default firmware image >> + file located on the firmware search path >> + >> + mboxes: >> + description: | >> + OMAP Mailbox specifier denoting the sub-mailbox, to be used for >> + communication with the remote processor. This property should match >> + with the sub-mailbox node used in the firmware image. The specifier >> + format is as per the bindings, >> + Documentation/devicetree/bindings/mailbox/omap-mailbox.txt >> + >> + memory-region: >> + minItems: 2 >> + description: | >> + phandle to the reserved memory nodes to be associated with the remoteproc >> + device. There should be atleast two reserved memory nodes defined - the >> + first one would be used for dynamic DMA allocations like vrings and vring >> + buffers, and the remaining ones used for the firmware image sections. The >> + reserved memory nodes should be carveout nodes, and should be defined as >> + per the bindings in >> + Documentation/devicetree/bindings/reserved-memory/reserved-memory.txt >> + >> +# Optional properties: >> +# -------------------- >> + >> + sram: >> + $ref: /schemas/types.yaml#/definitions/phandle-array >> + minItems: 1 >> + description: | >> + pHandles to one or more reserved on-chip SRAM regions. The regions > > s/pHandle/phandle Thanks Mathieu, will fix both of these in the next version. regards Suman > > Thanks, > Mathieu > >> + should be defined as child nodes of the respective SRAM node, and >> + should be defined as per the generic bindings in, >> + Documentation/devicetree/bindings/sram/sram.yaml >> + >> +required: >> + - compatible >> + - reg >> + - reg-names >> + - ti,sci >> + - ti,sci-dev-id >> + - ti,sci-proc-ids >> + - resets >> + - firmware-name >> + - mboxes >> + - memory-region >> + >> +additionalProperties: false >> + >> +examples: >> + - | >> + >> + //Example: J721E SoC >> + /* DSP Carveout reserved memory nodes */ >> + reserved-memory { >> + #address-cells = <2>; >> + #size-cells = <2>; >> + ranges; >> + >> + c66_0_dma_memory_region: c66-dma-memory@a6000000 { >> + compatible = "shared-dma-pool"; >> + reg = <0x00 0xa6000000 0x00 0x100000>; >> + no-map; >> + }; >> + >> + c66_0_memory_region: c66-memory@a6100000 { >> + compatible = "shared-dma-pool"; >> + reg = <0x00 0xa6100000 0x00 0xf00000>; >> + no-map; >> + }; >> + }; >> + >> + cbass_main: interconnect@100000 { >> + compatible = "simple-bus"; >> + #address-cells = <2>; >> + #size-cells = <2>; >> + ranges = <0x4d 0x80800000 0x4d 0x80800000 0x00 0x00800000>, /* C66_0 */ >> + <0x4d 0x81800000 0x4d 0x81800000 0x00 0x00800000>; /* C66_1 */ >> + >> + /* J721E C66_0 DSP node */ >> + c66_0: dsp@4d80800000 { >> + compatible = "ti,j721e-c66-dsp"; >> + reg = <0x4d 0x80800000 0x00 0x00048000>, >> + <0x4d 0x80e00000 0x00 0x00008000>, >> + <0x4d 0x80f00000 0x00 0x00008000>; >> + reg-names = "l2sram", "l1pram", "l1dram"; >> + ti,sci = <&dmsc>; >> + ti,sci-dev-id = <142>; >> + ti,sci-proc-ids = <0x03 0xFF>; >> + resets = <&k3_reset 142 1>; >> + firmware-name = "j7-c66_0-fw"; >> + memory-region = <&c66_0_dma_memory_region>, >> + <&c66_0_memory_region>; >> + mboxes = <&mailbox0_cluster3 &mbox_c66_0>; >> + }; >> + }; >> -- >> 2.23.0 >>