Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp1156238ybk; Thu, 14 May 2020 01:44:52 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwAUnbepahf8vMAns9Jlevi2BpofS4spkVcbE9kq+qoP5b8BoqME7aW5YujOrwO1duHmYlm X-Received: by 2002:aa7:d3d6:: with SMTP id o22mr3015074edr.359.1589445892255; Thu, 14 May 2020 01:44:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589445892; cv=none; d=google.com; s=arc-20160816; b=T2/MSq9UZA3E5urhf7WhddoSj48hG0Qey411Rdc0ldg1suYYYE5I+0bP6MamAjdiz6 6T02eSDrJsuCJYJj2vY0a6NGuNpcdOcQT7fwcq69/PLk6PU/VhHvJ5vfx3ev+Eqfra6l TYvrUz/Grh2TFsi42zY7Km8ScO8pZbTGiAiDiR1ygsE53fdk1qbjVPE+dfwpttZM1U6A rozH5OGytTnHQ0leCmXYn9NmWvRTKkVGDmm1M/A6vd+ZGTPr3raEnK+LWCxf6j1RyZiM 3HsHDUktr6dO+rS+HzmcAiN0nLq02pCS2566WerN2l1Qm49s2M4qkal7V5nmxhg0xeqq UTYQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:date:cc:to:from:subject :message-id; bh=KabLKi/SHrUW5atX6409yM4pOpYcnMuWBQnA7dCuKHI=; b=syGrCdCk/gu2OGH+AUrV+qMtZY1KAfAfIsJm9nYDcZU/1qEtaOkqTd4ElkuJXopY4G An//fZ3LiRG2UuuCtBnyg8kGaHGvooFdhgoMLhuCIdEKX7iLe128MTI6LNCimJEgkeKz ySTxZSGNwUdu3o69KAw7zppI5oR1dtBoQLI/SnVYyT8lqCQDxdHEfdj63PUHtW7exQMT sVZEWTTxUHZotsYMDNbQIhrjAMCFhMTr5T4EqTz8nsCg/MxjNkLP2vbxRokrPe8gb7vT cYkDzPvdvTAZtrj41xPrIk8+ILAKJAKXz6Kkv5GTAkhbVo6FymCo6ZdjNYfeIyI4RSZN 3zJA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f4si1365013ejb.362.2020.05.14.01.44.29; Thu, 14 May 2020 01:44:52 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726126AbgENIlC (ORCPT + 99 others); Thu, 14 May 2020 04:41:02 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37436 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1725925AbgENIlB (ORCPT ); Thu, 14 May 2020 04:41:01 -0400 Received: from metis.ext.pengutronix.de (metis.ext.pengutronix.de [IPv6:2001:67c:670:201:290:27ff:fe1d:cc33]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 71EB2C061A0C for ; Thu, 14 May 2020 01:41:01 -0700 (PDT) Received: from gallifrey.ext.pengutronix.de ([2001:67c:670:201:5054:ff:fe8d:eefb] helo=localhost) by metis.ext.pengutronix.de with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1jZ9QJ-0004ZI-Cl; Thu, 14 May 2020 10:40:59 +0200 Message-ID: Subject: Re: [PATCH 2/3] drm/etnaviv: Don't ignore errors on getting clocks From: Lucas Stach To: Russell King - ARM Linux admin Cc: Fabio Estevam , Lubomir Rintel , linux-kernel , DRI mailing list , The etnaviv authors , Christian Gmeiner Date: Thu, 14 May 2020 10:40:58 +0200 In-Reply-To: <20200514082755.GN1551@shell.armlinux.org.uk> References: <20200513150007.1315395-1-lkundrak@v3.sk> <20200513150007.1315395-3-lkundrak@v3.sk> <1e15be39906034a95b86c026e060ed9866586d94.camel@pengutronix.de> <20200514082755.GN1551@shell.armlinux.org.uk> Content-Type: text/plain; charset="UTF-8" User-Agent: Evolution 3.36.1 (3.36.1-1.fc32) MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-SA-Exim-Connect-IP: 2001:67c:670:201:5054:ff:fe8d:eefb X-SA-Exim-Mail-From: l.stach@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-kernel@vger.kernel.org Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Am Donnerstag, den 14.05.2020, 09:27 +0100 schrieb Russell King - ARM Linux admin: > On Thu, May 14, 2020 at 10:18:02AM +0200, Lucas Stach wrote: > > Am Mittwoch, den 13.05.2020, 23:41 -0300 schrieb Fabio Estevam: > > > On Wed, May 13, 2020 at 2:09 PM Fabio Estevam wrote: > > > > > > > The binding doc Documentation/devicetree/bindings/gpu/vivante,gc.yaml > > > > says that only the 'reg' clock could be optional, the others are > > > > required. > > > > > > arch/arm/boot/dts/dove.dtsi only uses the 'core' clock. > > > arch/arm/boot/dts/stm32mp157.dtsi uses 'bus' and 'core' > > > > > > Maybe the binding needs to be updated and it seems that using > > > devm_clk_get_optional() like you propose is safe. > > > > The binding is correct as-is. We want to require those clocks to be > > present, but the dove DT was added before the binding was finalized, so > > the driver still treats the clocks as optional to not break > > compatibility with old DTs. Maybe this warrants a comment in the > > code... > > The binding doc in mainline says: > > clocks: > items: > - description: AXI/master interface clock > - description: GPU core clock > - description: Shader clock (only required if GPU has feature PIPE_3D) > - description: AHB/slave interface clock (only required if GPU can gate slave interface independently) > minItems: 1 > maxItems: 4 > > clock-names: > items: > enum: [ bus, core, shader, reg ] > minItems: 1 > maxItems: 4 > > which looks correct to me - and means that Dove is compliant with that. The YAML binding actually did loose something in translation here, which I didn't notice. Previously all those clocks were listed under "Required properties", with the exceptions listed in parenthesis. So the Dove GPU, which is a combined 2D/3D core should have axi, core and shader clocks specified. Regards, Lucas