Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp1403400ybk; Thu, 14 May 2020 08:09:57 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwNA7iSf+IrDIZK5eFiiEabotvoyBQb0ubtdAGut1mh1Lahae9lzIfV83JXOOp7VUZPV/tK X-Received: by 2002:a05:6402:2035:: with SMTP id ay21mr4102629edb.279.1589468997147; Thu, 14 May 2020 08:09:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589468997; cv=none; d=google.com; s=arc-20160816; b=UswDD0ov8IwIiDzPiHQ1bV8eas5JgMt5Qe5U95lyEOtxrbCIIGy7QLJ+v458c23yBl RaS9b+jHpuvn9CUykAa42HdJRPthrwjtgOln6LPmBalbTsD5jLIlCoTgVwEc/LpwdS2P ThfKfM4U2E0Vrs4a6RVu2eqvvSBGbJBlkwFfXcz17JLk1mI4qJMYR0d/gYqgDEtG0MTD Qy9Mk3XBd50jD8pZ80gJcPUp+BkiQ9kW+F1TpDr3SPVmXLIcLIAmR0ejhFn+EyHvi/H1 2Gj3MeSLcTqokfEK9YQ1zSVv006M1n5b1i9hqRqcMFTcGCsNq4JMmby+Hh8N2ye8tIw/ M98g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:cc:to:subject :message-id:date:from:in-reply-to:references:mime-version :dkim-signature; bh=Gbex69XR4ZtBuJoqVeoYUx9nyFHm1kZR6S5jk554FrE=; b=joUS1hOY12Ypqeb3mLDc5YMndVEhipykCQbhyQNMzilKxb1uc988Q/CvY3lZSfCc3n hg6673ZjxFCV0ETpVriQYKWW2iL0KTE/fvEuZjTVIkc3QmJ/ok6uQGatr/hKlRoknzl8 AhnORum6J2LL+eBuYS7xGiTMeRhL7NJGiphdimcEN1blL/6MMTDUmoLypl7b8g2h/C2M dQMLgGld+QUoGr/AJLM57PhQx+2CBTA/guWlEM3OvvumMamhtQOJ/Z3VAF9O2zM0lRF3 S4VL83nFqU3QpsvmwwHrLFChQfAMMwC/BDo4oMUTQY5Cv5t+Ba1h69pDyS+xKI8waFJu dqBw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=FJPRMdQo; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w7si1695064edr.309.2020.05.14.08.09.31; Thu, 14 May 2020 08:09:57 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=FJPRMdQo; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727841AbgENPIK (ORCPT + 99 others); Thu, 14 May 2020 11:08:10 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41464 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726240AbgENPII (ORCPT ); Thu, 14 May 2020 11:08:08 -0400 Received: from mail-io1-xd41.google.com (mail-io1-xd41.google.com [IPv6:2607:f8b0:4864:20::d41]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 72ECDC061A0C; Thu, 14 May 2020 08:08:08 -0700 (PDT) Received: by mail-io1-xd41.google.com with SMTP id 79so3358454iou.2; Thu, 14 May 2020 08:08:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc:content-transfer-encoding; bh=Gbex69XR4ZtBuJoqVeoYUx9nyFHm1kZR6S5jk554FrE=; b=FJPRMdQokqht7U+y1ela4OESMPvwo+hnpZbq+e01yT4sc7YmX6KhRapTLoooJGnaer no8q5/+yTTtmbVYURRxBEfQhhZ9J+LhKOFz0bqgGBx4PJ2Bw2ftahjLfUzXNEEvP8ccI 2pAP6Y2aYPKnolxMJQZEZL2TjJA9jwPSwcgeBX6VoDfVfbkeZdHE4f3iGkIRzsuBERI3 b0XGSa3ns7gvk1VcwnfVu1eKrphDamt+YQi9Z3l0nVtOAJFrtU66CW6UaoIx+NrhyDWG bpqevwejD/G29RpG/FpMT46mNvKB9gZs0esEtTpKHnxOjUpQp/TrM51cnY7zblKAAa2T Tr+Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc:content-transfer-encoding; bh=Gbex69XR4ZtBuJoqVeoYUx9nyFHm1kZR6S5jk554FrE=; b=M3wnIGSuqEf/qElsJ2WUpn2RRaXc3cntoA1CwXzU51tnS1ApY+QV+CVJDqaY0/SbaS UeEGqmvBlTpzPbXxysWj5Xo0HEw5lzkMSDI1BcrkwkWDvWNAgyPp5nAO3lEJKnPBktOz X3bZMiEtf+0RX5LRWSG57/+o9lgeDy+8DT9PPCea2lwKpMZ9CYxJEWEigp5rhVo6HUIO vH1Y3uB76cV/FXU4ymPHjk1VipvTtH+rImpeOOGoddhgNtIwmPOZ8bejzzt5sErQnhld YsIKFi4oJx7x6uIJQ92bNry1nRHlxBoS/8KUkf4oJreeKD8R5QWdpZh9HCilYIzigmHP nozQ== X-Gm-Message-State: AOAM5300q5phDhsOdufNkig62F0I6Oz8vysH8qLAPGztnqR8yo7D4Gwf LF8YfkYG3NGflJqKS5rerIUELXd5FAZCMTFLSeo= X-Received: by 2002:a5d:8b8e:: with SMTP id p14mr4506860iol.110.1589468887821; Thu, 14 May 2020 08:08:07 -0700 (PDT) MIME-Version: 1.0 References: <1589269010-18472-1-git-send-email-dillon.minfei@gmail.com> <1589269010-18472-3-git-send-email-dillon.minfei@gmail.com> In-Reply-To: From: dillon min Date: Thu, 14 May 2020 15:07:32 +0800 Message-ID: Subject: Re: [PATCH v2 2/3] ARM: dts: stm32: enable l3gd20 on stm32429-disco board To: Alexandre Torgue Cc: Rob Herring , Maxime Coquelin , Mark Brown , p.zabel@pengutronix.de, "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , Linux ARM , linux-kernel@vger.kernel.org, linux-spi@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, Hua Dillon Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Alexandre, Alexandre Torgue =E4=BA=8E2020=E5=B9=B45=E6=9C=88= 14=E6=97=A5=E5=91=A8=E5=9B=9B =E4=B8=8B=E5=8D=8810:10=E5=86=99=E9=81=93=EF= =BC=9A > > Hi Dillon > > On 5/12/20 9:36 AM, dillon.minfei@gmail.com wrote: > > From: dillon min > > > > L3gd20, st mems motion sensor, 3-axis digital output gyroscope, > > connect to stm32f429 via spi5 > > > > Signed-off-by: dillon min > > --- > > > > Hi Alexandre, > > > > V2: > > 1, insert blank line at stm32f420-disco.dts line 143 > > 2, add more description about l3gd20 in commit message > > > > V1: > > enable l3gd20 dts binding on stm32f429-disco > > > > thanks. > > > > dillon, > > > > arch/arm/boot/dts/stm32f429-disco.dts | 25 +++++++++++++++++++++++++ > > 1 file changed, 25 insertions(+) > > > > diff --git a/arch/arm/boot/dts/stm32f429-disco.dts b/arch/arm/boot/dts/= stm32f429-disco.dts > > index 30c0f67..1bfb903 100644 > > --- a/arch/arm/boot/dts/stm32f429-disco.dts > > +++ b/arch/arm/boot/dts/stm32f429-disco.dts > > @@ -49,6 +49,8 @@ > > #include "stm32f429.dtsi" > > #include "stm32f429-pinctrl.dtsi" > > #include > > +#include > > +#include > > > > / { > > model =3D "STMicroelectronics STM32F429i-DISCO board"; > > @@ -127,3 +129,26 @@ > > pinctrl-names =3D "default"; > > status =3D "okay"; > > }; > > + > > +&spi5 { > > + status =3D "okay"; > > + pinctrl-0 =3D <&spi5_pins>; > > + pinctrl-names =3D "default"; > > + #address-cells =3D <1>; > > + #size-cells =3D <0>; > > + cs-gpios =3D <&gpioc 1 GPIO_ACTIVE_LOW>; > > + dmas =3D <&dma2 3 2 0x400 0x0>, > > + <&dma2 4 2 0x400 0x0>; > > + dma-names =3D "rx", "tx"; > > + > > You added this spi5 node in this patch but also in the display series. I > will have issue to merge. Even if I could fix it easily, as you are > going to resend, the good practice could be to have several patches in > one series: one patch for spi5 controller, another for gyro and another > for display. > > And also same remark than Linus did in display series move DMA to soc > dtsi file please. Sure, how about this patch sequence: 1 add spi5 dma to soc (stm32f429.dtsi) 2 add pin map for spi5 (stm32f4-pinctrl.dtsi) 3 add spi5 controller with gyro (stm32f429-disco.dts) 4 add spi modification to support gyro (spi-stm32.c) 5 add ltdc pin map for stm32f429-disco board (stm32f4-pinctrl.dtsi) 6 add ilitek-ili9341 dts bindings for disco (stm32f429-disco.dts, depends on above step 3) 7 add yaml document about ilitek-ili9341 (ilitek,ili9341.yaml) 8 add clk changes to support ltdc driver (clk-stm32f4.c) so, i will combine gyro and display two patches to one patchset next time. right ? thanks. > > > > + l3gd20: l3gd20@0 { > > + compatible =3D "st,l3gd20-gyro"; > > + spi-max-frequency =3D <10000000>; > > + st,drdy-int-pin =3D <2>; > > + interrupt-parent =3D <&gpioa>; > > + interrupts =3D <1 IRQ_TYPE_EDGE_RISING>, > > + <2 IRQ_TYPE_EDGE_RISING>; > > + reg =3D <0>; > > + status =3D "okay"; > > + }; > > +}; > >