Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp1500038ybk; Thu, 14 May 2020 10:27:03 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw0cTDK0q3xHXcXYrXSsJQVe5bBjJx0JnYmUBcsSyVfIDolSO/lHL3gFT38gQXGrs0fsCi7 X-Received: by 2002:a17:906:dbef:: with SMTP id yd15mr5018567ejb.5.1589477223058; Thu, 14 May 2020 10:27:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589477223; cv=none; d=google.com; s=arc-20160816; b=IE778uRPUGLEXV4xdIU804SBmltGLDjrYbCvrK3oia0R6ObkjGBoVYmx57LlXtaZHl 9tHaUCie+YVh/ReZHGWlYuOSgmonUH46BqzR4eAxtG0YyrtYzVRHW33YdfwvpCegteqI kGVkMfXvzzayuRoJNbdUE0mk5PU8LDsNXKKGNI6o0kWqRR92GKPofD02WmpJUJvrPlKa PDJvmqGjtNIpCbGkYtafXhytZ1meTi0NlNmHMSZrSxm/lGxcLIyjUo5K8Su+AD/SbRc0 uqzMMDM2FaL+kjqbuFxGyCYpCRkH27m8ZZUWezqAbr2mc2vLTEZ+nOQtAJARcAOfSnOc qtjw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=LHBsucMd2sTr3HvWbUbdv7RFH1xfljlHMp94He6hhIA=; b=b2r+ufQqxhAcHTZTz/yWAlS113ButYPsiAH8l3FTfLFmnSZDfbv86rg/9BM8/CAZzb mU7gscUmuOTpKXMPIVD9xnCl0wm3FDTfPJ9gpIXNRxfulFhT8dc/0YWoot+jykwgMZJg gtPQkWneRiTD2nIFwkP95JixWNCuD/kZMT2G4Ii5sWqnsd1I0Hcia9H0BAXGaOQbHCL0 r2qhWV5+M4pk9c4n3dkdiYLZXxpEUtsYD/fCNiI2jS3gtEI3dWa8eqtHWu2zb0MhLGSv B+kSWupcDxbl/YRaFN4yZSBgDJG0utcdxJvOvDv+j9WCOFjnFsgIki8AzoC4Q7DsINJ0 xsFQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=jw3JoqZc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id i11si1957264edv.153.2020.05.14.10.26.39; Thu, 14 May 2020 10:27:03 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=jw3JoqZc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726122AbgENRY5 (ORCPT + 99 others); Thu, 14 May 2020 13:24:57 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34734 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726075AbgENRY5 (ORCPT ); Thu, 14 May 2020 13:24:57 -0400 Received: from mail-pj1-x1041.google.com (mail-pj1-x1041.google.com [IPv6:2607:f8b0:4864:20::1041]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2A1DEC061A0F for ; Thu, 14 May 2020 10:24:57 -0700 (PDT) Received: by mail-pj1-x1041.google.com with SMTP id q9so1050453pjm.2 for ; Thu, 14 May 2020 10:24:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=LHBsucMd2sTr3HvWbUbdv7RFH1xfljlHMp94He6hhIA=; b=jw3JoqZcR+JkpSIRFVF6bzCezMt2ET2v0lnfG4lEuwXpjsAC//cobs0yPbOlb/wEmD R2247f4DjnI796d5bBmtgO51BUOwEB/UIblYzqfETbfyf5kdcqSwulnO/KoXXQAs9Fht wMuwYjYO/UH8CxTVs5CRx8Hts6qyWazW4DdC6vYV5FqGxK7kG+ingJovqls06Hm9MhCX LXIpu0bhRm0+N7WLxcCPO+9oKzTwKWXNpgub58PgRUEE8z34W4Jp7XBIIdy1ssAb0Fjj unayclz4Cyu6FEkrJw1MTaxnj4IIRpNvBq/NIqtPjjT50QVB3rTiKDSRaKItdfkCDrrg N13A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=LHBsucMd2sTr3HvWbUbdv7RFH1xfljlHMp94He6hhIA=; b=jWfa+NmIarF7Yb1QRfdeu4VT+tUkaRscIh1QVnhGDyuoCrNxbWgMLvWJq4QkqZ5Pm/ 4sVzmaxDGLsFerFL79X5kdKKs97fpfCR2YNK7ni6omd+IWNzRPy7mC3BJjR54mxOn5KM 4PfcaTGbYHPZDR57Gk+wGf/+63wJ4nCVHBT7YXNZzLuZrvBqUuA0oXTC0Mvh4dQ8hxrZ 0wUOQ1RNJU7BUxCIVD8DlRAMzIx8DdSIWbhnKoEGibBzZoX4IlD6WhZTbvIFh8eFSMKV JRh4eEigBK5K3ppJXAXfgMDGgkaiyNV90W8L/L9KPUSrPvyd45ACn4F44O66TxKfS9CP CSvA== X-Gm-Message-State: AGi0PuZYs0isbMPVLJNMtyKb2k5LBNqVxNwD4zyaCjzA1P7r8EEZeWht av8sCtbZP72/pDIhoO0z5DXlUMAlxRs= X-Received: by 2002:a17:90b:888:: with SMTP id bj8mr40059263pjb.91.1589477096443; Thu, 14 May 2020 10:24:56 -0700 (PDT) Received: from builder.lan (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id e11sm2753242pfl.85.2020.05.14.10.24.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 14 May 2020 10:24:55 -0700 (PDT) Date: Thu, 14 May 2020 10:23:26 -0700 From: Bjorn Andersson To: michael.srba@seznam.cz Cc: Andy Gross , Rob Herring , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, ~postmarketos/upstreaming@lists.sr.ht Subject: Re: [PATCH] arm64: dts: qcom: msm8916-samsung-a3u: add nodes for display panel Message-ID: <20200514172326.GC279327@builder.lan> References: <20200514170129.10902-1-michael.srba@seznam.cz> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200514170129.10902-1-michael.srba@seznam.cz> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu 14 May 10:01 PDT 2020, michael.srba@seznam.cz wrote: > From: Michael Srba > > This patch wires up display support on Samsung Galaxy A3 2015. > > Signed-off-by: Michael Srba > > --- > .../qcom/msm8916-samsung-a2015-common.dtsi | 44 +++++++++++++++ > .../boot/dts/qcom/msm8916-samsung-a3u-eur.dts | 54 +++++++++++++++++++ > 2 files changed, 98 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/msm8916-samsung-a2015-common.dtsi b/arch/arm64/boot/dts/qcom/msm8916-samsung-a2015-common.dtsi > index af812f76e8be..2a64aa269f52 100644 > --- a/arch/arm64/boot/dts/qcom/msm8916-samsung-a2015-common.dtsi > +++ b/arch/arm64/boot/dts/qcom/msm8916-samsung-a2015-common.dtsi > @@ -72,6 +72,24 @@ phy { > }; > }; > > + mdss@1a00000 { > + dsi@1a98000 { > + #address-cells = <1>; > + #size-cells = <0>; > + > + vdda-supply = <&pm8916_l2>; > + vddio-supply = <&pm8916_l6>; > + > + pinctrl-names = "default", "sleep"; > + pinctrl-0 = <&mdss_default>; > + pinctrl-1 = <&mdss_sleep>; > + }; > + > + dsi-phy@1a98300 { > + vddio-supply = <&pm8916_l6>; > + }; > + }; > + > wcnss@a21b000 { > status = "okay"; > }; > @@ -172,6 +190,32 @@ pinconf { > bias-disable; > }; > }; > + > + pmx-mdss { > + mdss_default: mdss-default { > + pinmux { > + function = "gpio"; > + pins = "gpio25"; > + }; > + pinconf { > + pins = "gpio25"; > + drive-strength = <8>; > + bias-disable; > + }; > + }; Fyi, when you have a state with a single set of properties you don't need the pinmux/pinconf level here, you can directly do: mdss_default: mdss-default { pins = "gpio25"; function = "gpio"; drive-strength = <8>; bias-disable; }; But this looks good, applied towards v5.8. Regards, Bjorn