Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp346707ybk; Fri, 15 May 2020 02:14:02 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxkzIM+1PD0UQy1ob/7hfC3MfXxfwYHYrAZeELoTj7ubICpteSfQrSwetePOqe3UhwM6dDw X-Received: by 2002:a50:d785:: with SMTP id w5mr1795797edi.212.1589534042298; Fri, 15 May 2020 02:14:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589534042; cv=none; d=google.com; s=arc-20160816; b=FAX4Ouh4Fh7NpCZR97tGrAzf88neEwGH+KdrM6C18jPjkM4/59sm+rQMqAzMsXdo6o wK99pS+9HjVRWbVoP0LMWcSraxzzFs0M3hujOFxDNxI9qy4bFHn+rA4Dc4LStBsSuCXs m2YhJzlMZzbAqfruJZUICz/EWJBtA6yvGuCfAEtSKbW6EvZ1Ya1iGxpQM+ZjN/6EOqjB Fg8w/bBNkhxgup/5CAwDUgP+50kv7KDTY85B009PM6rRwFWMCmxmXHEOfUUKzJ49gB7y uqc5C1C8F6L3NiK6w48QifKzB5IhzACeyhfCh6jrk3O5WIVIVbvayQ1Fp1Vev6gfrlCA oVFw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:in-reply-to :subject:cc:to:from:references:ironport-sdr:dkim-signature; bh=ZrpAfNcHWpgjnoAuNtKRJH+tNAYbgX/zm1FJnr0C9kE=; b=of40DoAipKctTHnVpfPYBT4pmR8FrZL+CYHXm/z2kioep9wDLIEBNwXno8CimfXAlQ i/6xs95dwb2kMsgni8mfD/V3h5OvFiXVXZa7Q/4uDynoUK2tmF1+oSqIqe2e1DvH+614 s1sezmEvFyosARN4uEceAtp9pI+DgUN/Gywf1RLiOvlJAT2y+iFHZW0g78fhKM7ZEnXz X760+yZuwt+E61ddzfp4o1xWYXLr4b+JQQ68ej/R/IGJo0KTJIuE2vdKzYXawkEguNTj 7eNx+nYL5sA7vktBQ/cyjxRFHmIS9EOXgwZTDDNt/Xy7Ak2+pq96L5AMDbS9GImxPdgw CPdA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=y7KyQS0m; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=microchip.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d4si775251edy.155.2020.05.15.02.13.38; Fri, 15 May 2020 02:14:02 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=y7KyQS0m; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727958AbgEOJL4 (ORCPT + 99 others); Fri, 15 May 2020 05:11:56 -0400 Received: from esa1.microchip.iphmx.com ([68.232.147.91]:3742 "EHLO esa1.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727869AbgEOJLz (ORCPT ); Fri, 15 May 2020 05:11:55 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1589533914; x=1621069914; h=references:from:to:cc:subject:in-reply-to:date: message-id:mime-version; bh=wmtlMa/ByzxofhuCC0VPeSnxK6BCfzWRYql8RxVBaqc=; b=y7KyQS0mKcN2rFGxAMJaAIlyjPJAAgA/EqNDb45NmLVoJ5vX/5DDw9Iv 5jcdFHSx0rb0+y2f0gXb+G8Nn9Bon0BLqecFg5CMOdB8s2JIftAGoutfh FoK8F3/fMZLIf6337zaLKxJI6hgAUMuqxLl90CMsWea4bLbOhnnW7Cqlg phMynerm6SquNAwGZ17jESdVZWf4TUfP69HsUZBjxLFwh69s1jCljQIio L4s9iefzMVLrJGyVxdiqDgyrERV9JWKVI+YLjwbMC62vSteGqAl4xOo7T ZYHaa9OFmrSyCOnUoy3aESAnffn8pHFsG93SEdc/zTtRu9qu7dyxA7ovy w==; IronPort-SDR: DiM+U75P+/Md9FzuxnzG9/z0ceXFZvbHHtzFIn11OpL0g9Q1x1Uby3/VZY5m1NeVYWhvUBPmE+ fgXUBBDmoZtQ367KyOjQZknEXfD5iM3FrLkBAERTap365oNNgrj1v8ezcplKZf610CTi+9QIoE o5MSEPl/7koBuzmySNOL7Y4LO3u9rXNzVcL3jJlTliM6j+9gKvuMN9IwP6het51vlvoYSL5FN4 fOUTEcECWvT0h+Gp2PovBvNtR1UGsmCCQYbZxYGTpCE4WgWkOBOKcEjLw/SxtEbpYrTSxwouNm V6c= X-IronPort-AV: E=Sophos;i="5.73,394,1583218800"; d="scan'208";a="79762318" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa1.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 15 May 2020 02:11:52 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Fri, 15 May 2020 02:11:52 -0700 Received: from soft-dev15.microsemi.net.microchip.com (10.10.115.15) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5 via Frontend Transport; Fri, 15 May 2020 02:11:49 -0700 References: <20200513140031.25633-1-lars.povlsen@microchip.com> <20200513140031.25633-2-lars.povlsen@microchip.com> <20200513142050.GH4803@sirena.org.uk> <20200514130407.guyk3r4ltjvszy5s@mobilestation> From: Lars Povlsen To: Serge Semin CC: Mark Brown , Serge Semin , Lars Povlsen , SoC Team , Microchip Linux Driver Support , , , , , Alexandre Belloni , Andy Shevchenko Subject: Re: [PATCH 01/10] spi: dw: Add support for polled operation via no IRQ specified in DT In-Reply-To: <20200514130407.guyk3r4ltjvszy5s@mobilestation> Date: Fri, 15 May 2020 11:11:48 +0200 Message-ID: <874kshpnor.fsf@soft-dev15.microsemi.net> MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Serge Semin writes: > Hi Mark > > On Wed, May 13, 2020 at 03:20:50PM +0100, Mark Brown wrote: >> On Wed, May 13, 2020 at 04:00:22PM +0200, Lars Povlsen wrote: >> > With this change a SPI controller can be added without having a IRQ >> > associated, and causing all transfers to be polled. For SPI controllers >> > without DMA, this can significantly improve performance by less >> > interrupt handling overhead. >> >> This overlaps substantially with some work that Serge Semin (CCed) has >> in progress, please coordinate with him. > > Thanks for copying me these mails. I haven't been Cc'ed in the series and > hasn't been subscribed to the SPI mailing list, so I would have definitely > missed that. > > I would like to coordinate my efforts with Lars. I'll have the patchset reviewed > soon in addition providing my comments/suggestions of how to make it useful for > both mine and Lars solution. Serge - thanks for taking on this. Note that my primary concern now is to get Sparx5 upstreamed. The mem_ops (or dirmap) and polled mode are both performance enhancements, which can be pulled from my series if it creates too much noise. I can then add the necessary on top of your work/current kernel at a later time. > One thing I can tell about the mem_ops he implemented, is that they aren't > mem_ops, but dirmap (as you remember it's also implemented in my code, but with > alignment specific), and the exec_mem_op partly consists of a code, which belong > to the supports_op() callback. The rest of my comments will be inlined in the > patches. > > -Sergey -- Lars Povlsen, Microchip