Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp398589ybk; Fri, 15 May 2020 03:45:47 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzSirg0mOIAnUJ2ncYBk8woC7wwXjzif0tQ7xWbO+/gqQDqK2w3ClPg23PHq/OX2/Z1Tbgd X-Received: by 2002:a50:9312:: with SMTP id m18mr2062665eda.252.1589539546899; Fri, 15 May 2020 03:45:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589539546; cv=none; d=google.com; s=arc-20160816; b=gu/1Fhrckn79BWT5i1hyZrQ4EhJPxbdENuWKeUQ9pHUhvaBrdqWt/4xTNe4dZHB2xv 6ROQeqvkbuA4wITE2Jpr98fdyNKm7xkd5O2nCCNeTgJSGk3wR6c8R5+qq+8y4sDuwS66 +6+hMyMUSOAuZOYCFsxPAJNQZcUDqctP7crGEqsiyREGhU/XUVAWTK1+EHpZi0LS+WsF xEzxCOtE/mC5b6azIXIJe2atf0pzi+ORBPbKim7B72X+Dzrp15wT5z2dIOaUosorIhNS UxVWBOEsbwgGrHWmo6Lo+1I/XDURi+LO46ywc9bu6bgxa9Ra43xt2btKYJGeqHhgNV9V ij4A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=LSfDnvsEJIz1J1JIdTi+RPD75P1nIyJJmUoWunmP6sM=; b=jxuGCVl6eBLFpUQ4FfF6eP+03EfdZWU1SeJSCBG85NI+Kg7rVps55m9KUujktFnn47 M4mHZNvmdfbe8vY0Nf9z7z+MSrb9cCs72hv80oTHFekb4+K/jxEcwGarZYVfVNqwN0M5 vaePApaxhWwLHoSG8k+Fg/ZnG5XnchxMQkih+z0yxgpxh5wS5VwvqI9PPLRRxhBJd6CA Lkf7kuzs9qiok/PspDbMJ1SPyiVZev4k88QoJy6PSYL0WkpbfM9jKbT/ic36z2501vpc T95efQpF3ZWYyKlHMY7DNQBTZg5y/t7nC6ixK1O+hyI/bg7cu6BPVb++1jCLbfRbyA63 JvNQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@crapouillou.net header.s=mail header.b="VCM6A/La"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=crapouillou.net Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q21si882066edw.410.2020.05.15.03.45.22; Fri, 15 May 2020 03:45:46 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@crapouillou.net header.s=mail header.b="VCM6A/La"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=crapouillou.net Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728278AbgEOKnu (ORCPT + 99 others); Fri, 15 May 2020 06:43:50 -0400 Received: from outils.crapouillou.net ([89.234.176.41]:41384 "EHLO crapouillou.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728013AbgEOKns (ORCPT ); Fri, 15 May 2020 06:43:48 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=crapouillou.net; s=mail; t=1589539425; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-transfer-encoding:content-transfer-encoding: in-reply-to:references; bh=LSfDnvsEJIz1J1JIdTi+RPD75P1nIyJJmUoWunmP6sM=; b=VCM6A/LaTaE0jZo38Ia7KdlbNDVbLYUQh1fOPfNZuD5aN7E/BiQZx0E93N1S1RcAf+2uJO WuazfiA/DKpxQ1UJnTlv1m1+vVrDK08II/59JZYG2lpkTO98M2bmXqHcxw1ncapo/1vtes Uolr7r3/BC/45wJYF5L0bnM6+fXjUmo= From: Paul Cercueil To: Bjorn Andersson , Ohad Ben-Cohen , Arnaud Pouliquen Cc: od@zcrc.me, linux-remoteproc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Paul Cercueil , Rob Herring Subject: [PATCH v7 1/5] dt-bindings: Document JZ47xx VPU auxiliary processor Date: Fri, 15 May 2020 12:43:36 +0200 Message-Id: <20200515104340.10473-1-paul@crapouillou.net> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Inside the Video Processing Unit (VPU) of the recent JZ47xx SoCs from Ingenic is a second Xburst MIPS CPU very similar to the main core. This document describes the devicetree bindings for this auxiliary processor. Signed-off-by: Paul Cercueil Reviewed-by: Rob Herring --- Notes: v2: Update TCSM0 address in example v3: Change node name to 'video-decoder' v4: Convert to YAML. I didn't add Rob's Ack on v3 because of that (sorry Rob) v5: - Fix 'reg' not in pairs - Add missing include to devicetree example v6-v7: No change .../bindings/remoteproc/ingenic,vpu.yaml | 77 +++++++++++++++++++ 1 file changed, 77 insertions(+) create mode 100644 Documentation/devicetree/bindings/remoteproc/ingenic,vpu.yaml diff --git a/Documentation/devicetree/bindings/remoteproc/ingenic,vpu.yaml b/Documentation/devicetree/bindings/remoteproc/ingenic,vpu.yaml new file mode 100644 index 000000000000..c019f9fbe916 --- /dev/null +++ b/Documentation/devicetree/bindings/remoteproc/ingenic,vpu.yaml @@ -0,0 +1,77 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: "http://devicetree.org/schemas/remoteproc/ingenic,vpu.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: Ingenic Video Processing Unit bindings + +description: + Inside the Video Processing Unit (VPU) of the recent JZ47xx SoCs from + Ingenic is a second Xburst MIPS CPU very similar to the main core. + This document describes the devicetree bindings for this auxiliary + processor. + +maintainers: + - Paul Cercueil + +properties: + compatible: + const: ingenic,jz4770-vpu-rproc + + reg: + items: + - description: aux registers + - description: tcsm0 registers + - description: tcsm1 registers + - description: sram registers + + reg-names: + items: + - const: aux + - const: tcsm0 + - const: tcsm1 + - const: sram + + clocks: + items: + - description: aux clock + - description: vpu clock + + clock-names: + items: + - const: aux + - const: vpu + + interrupts: + description: VPU hardware interrupt + +required: + - compatible + - reg + - reg-names + - clocks + - clock-names + - interrupts + +additionalProperties: false + +examples: + - | + #include + + vpu: video-decoder@132a0000 { + compatible = "ingenic,jz4770-vpu-rproc"; + + reg = <0x132a0000 0x20>, /* AUX */ + <0x132b0000 0x4000>, /* TCSM0 */ + <0x132c0000 0xc000>, /* TCSM1 */ + <0x132f0000 0x7000>; /* SRAM */ + reg-names = "aux", "tcsm0", "tcsm1", "sram"; + + clocks = <&cgu JZ4770_CLK_AUX>, <&cgu JZ4770_CLK_VPU>; + clock-names = "aux", "vpu"; + + interrupt-parent = <&cpuintc>; + interrupts = <3>; + }; -- 2.26.2