Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp497760ybk; Fri, 15 May 2020 06:16:51 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy2sSrp7SNyStnSVh6V4u+bKRkNG/QqKA1ra/DFo17SeYuaZq+juCUUE4K0/iX/2Y8MJyke X-Received: by 2002:a17:906:add7:: with SMTP id lb23mr2837356ejb.6.1589548611600; Fri, 15 May 2020 06:16:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589548611; cv=none; d=google.com; s=arc-20160816; b=TJAkA2Mf0XWM/4e1haSyxmisGSJHsRQzGE1ZkFzHjp2+kxBStsRB2lTM4O2CsVvy8d 0Y/7zHyUHmHtWB9YWXlbPN+QnXp6hBfZuM704d9fd+8c9oapd94aIRfQOGSz6EUPE0Oz pqzVukvm1bIQOm81TcQ8bK6rdrALK3Fh1MtgRVAYCx4s932BHn9aWs9ZlE9pXY7Gtq7z Vpiie1Mubv6aORXoHN5JnCi9ntvTR9VhDPtZgy5o7s+rl3OHie9PWaY3sYEJS9Ndti18 Eu2bCsCY+DYDYWSK41SxO0C6BgVypkzw/EkOlJTSUx/pVVfu9/I9W2iyCBet7yT0DkjG uctA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:to:from; bh=jkDomL1LJP4xApBRSa3BRi6yqMTn+VM5NfnJdyivX8g=; b=j2Uc5qS6yJNuygz+EPXYY9qdUi2c+1Aag2L+vzZe91laMPN7LH5EIMq4wJB1heYQ21 1ELChk+iU0yaI/d59GHk3CeZ5krue7hqkQOedeXTTFI+9W4J1SFKXLDNhglbyWZe11Ky gl0e+2nAP2xpKdp5tZTN2AEn0Em0fra0KXKzl4/3VS7Luja5XgAI2n3H+pd0j3MVLMju nEBJZnQOLPqnNpy5LqZNPnXDD5lwX1of208KifvFcXzwfalwJ4n8yR652QO90vRJh4aK hqCQYA0s4mIu6ECk+XZ8CEob9jK356wud327sktiJHmYxV59ksoQvUsnkb90uX+tXskF PB6g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id r16si1214175edp.57.2020.05.15.06.16.28; Fri, 15 May 2020 06:16:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726528AbgEONMl (ORCPT + 99 others); Fri, 15 May 2020 09:12:41 -0400 Received: from honk.sigxcpu.org ([24.134.29.49]:53552 "EHLO honk.sigxcpu.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726261AbgEONM2 (ORCPT ); Fri, 15 May 2020 09:12:28 -0400 Received: from localhost (localhost [127.0.0.1]) by honk.sigxcpu.org (Postfix) with ESMTP id 34B2AFB06; Fri, 15 May 2020 15:12:25 +0200 (CEST) X-Virus-Scanned: Debian amavisd-new at honk.sigxcpu.org Received: from honk.sigxcpu.org ([127.0.0.1]) by localhost (honk.sigxcpu.org [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id 0-lLz--REorz; Fri, 15 May 2020 15:12:23 +0200 (CEST) Received: by bogon.sigxcpu.org (Postfix, from userid 1000) id 8E898445A9; Fri, 15 May 2020 15:12:15 +0200 (CEST) From: =?UTF-8?q?Guido=20G=C3=BCnther?= To: Laurent Pinchart , David Airlie , Daniel Vetter , Rob Herring , Shawn Guo , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team , Andrzej Hajda , Sam Ravnborg , Anson Huang , Leonard Crestez , Lucas Stach , Peng Fan , Robert Chiras , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [RFC PATCH 5/6] arm64: dts: imx8mq: Add NWL dsi controller Date: Fri, 15 May 2020 15:12:14 +0200 Message-Id: <6f915d10ead271a1c155628efbc909d5eb9f4102.1589548223.git.agx@sigxcpu.org> X-Mailer: git-send-email 2.26.1 In-Reply-To: References: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add a node for the Northwestlogic MIPI DSI IP core, "disabled" by default. Signed-off-by: Guido Günther --- arch/arm64/boot/dts/freescale/imx8mq.dtsi | 31 +++++++++++++++++++++++ 1 file changed, 31 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mq.dtsi b/arch/arm64/boot/dts/freescale/imx8mq.dtsi index 0142f06ead12..6bbbf44e6be0 100644 --- a/arch/arm64/boot/dts/freescale/imx8mq.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mq.dtsi @@ -889,6 +889,37 @@ sec_jr2: jr@3000 { }; }; + mipi_dsi: mipi-dsi@30a00000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "fsl,imx8mq-nwl-dsi"; + reg = <0x30a00000 0x300>; + clocks = <&clk IMX8MQ_CLK_DSI_CORE>, + <&clk IMX8MQ_CLK_DSI_AHB>, + <&clk IMX8MQ_CLK_DSI_IPG_DIV>, + <&clk IMX8MQ_CLK_DSI_PHY_REF>, + <&clk IMX8MQ_CLK_LCDIF_PIXEL>; + clock-names = "core", "rx_esc", "tx_esc", "phy_ref", "lcdif"; + assigned-clocks = <&clk IMX8MQ_CLK_DSI_AHB>, + <&clk IMX8MQ_CLK_DSI_CORE>, + <&clk IMX8MQ_CLK_DSI_IPG_DIV>; + assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_80M>, + <&clk IMX8MQ_SYS1_PLL_266M>; + assigned-clock-rates = <80000000>, + <266000000>, + <20000000>; + interrupts = ; + resets = <&src IMX8MQ_RESET_MIPI_DSI_RESET_BYTE_N>, + <&src IMX8MQ_RESET_MIPI_DSI_DPI_RESET_N>, + <&src IMX8MQ_RESET_MIPI_DSI_ESC_RESET_N>, + <&src IMX8MQ_RESET_MIPI_DSI_PCLK_RESET_N>; + reset-names = "byte", "dpi", "esc", "pclk"; + phys = <&dphy>; + phy-names = "dphy"; + power-domains = <&pgc_mipi>; + status = "disabled"; + }; + dphy: dphy@30a00300 { compatible = "fsl,imx8mq-mipi-dphy"; reg = <0x30a00300 0x100>; -- 2.26.1