Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp588907ybk; Fri, 15 May 2020 08:28:04 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwFQlgkNJYLWqHapWfkWq+zkYMjLuVh0lV5AdOrZHMvsAZwaTzqdhh/zsHDyMzj7YkkXqWt X-Received: by 2002:a50:f40e:: with SMTP id r14mr3201301edm.241.1589556484208; Fri, 15 May 2020 08:28:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589556484; cv=none; d=google.com; s=arc-20160816; b=Pqu4yVszXIaGj6vKdJZ/DgLcJCBTgmJ1IDicpi1Om/+AP8V9c4vyjoMf7+L2zN8zBG xpyWnh7UA+KzvqYBMsIYZlyAdoQOm4bbT5t4ne2aEjCSoTopNZQEUipuX8s02icKhjAH eYfMOd4uiXa4RCGwJjb8Z0MsDfxgIeMuT+v8fA95Pl75IthOPeraEhLsvLIYNqXbo91x S0EYmH3LnmCp2ZMJhbl3mkO34B0+phu5RhnahAuIG1iBvIsQQrPctFIZ8vLXR6rQcmBr FFV7BLSTvctQ8fB5mcCEy0hpAgljTky/H9zem9r6M+dOXaIF/41ONyKozsNUkOhipZ9W 6fzg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature; bh=YFhUWh3rqYQ5lYOCD1pUDd9xSXvV5hD7qu9U6/eGHK8=; b=J9KAntuPH3DasrZdKppxdArfJZ+i3s8b0E2obLa/9X8oub9k6F9PvkE2fXUpMAjNsP JUlF0qlYBd6qf/gDIyEnXuEtM6EN0F470VBi/2RT7oszLNdG9t6zFHt+lQM9tbzsGBQY ivpfQ9yAnz7YCYBI+V/3BIYYGJtOxBmZpW4YxCHYMJOdVfkizo4OQV5cRisCI3BF72bZ QT/GOTDpgApch5xOyABErcPRi8Sq2mcPaomUU2IZBk6IdHFTvGk0hUH92OMw4CLicVHI u9o0NdapmeNATqkwp3EoU7fWIoNPACbmDDHOLF7sE74P50AsepAwTccXO4hWxoIVe4Ix prNQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="u+wYi/xB"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id b5si1311660edq.191.2020.05.15.08.27.40; Fri, 15 May 2020 08:28:04 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="u+wYi/xB"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726589AbgEOPZi (ORCPT + 99 others); Fri, 15 May 2020 11:25:38 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43240 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726241AbgEOPZh (ORCPT ); Fri, 15 May 2020 11:25:37 -0400 Received: from mail-wm1-x344.google.com (mail-wm1-x344.google.com [IPv6:2a00:1450:4864:20::344]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 726DAC061A0C for ; Fri, 15 May 2020 08:25:37 -0700 (PDT) Received: by mail-wm1-x344.google.com with SMTP id n5so3129892wmd.0 for ; Fri, 15 May 2020 08:25:37 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=subject:to:cc:references:from:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=YFhUWh3rqYQ5lYOCD1pUDd9xSXvV5hD7qu9U6/eGHK8=; b=u+wYi/xB7RG7dW9P//tCKce7JU27PuS4/ZEaQtTv/6A9bKF5AKlZUI4Ea2o+fuoUsD TYrrzV3tdNVH3TW8F+e0jman9omN7kjFyd2zEo2y0/Io8nUD7ENLB0oduoA9zTLnWJni UB1ky4C+gENKTORSOp5+6osP3oZiQyv2sS20GHf3dnAQ7D8xZr6VkWGdZpyWb25LvaTn BjZckcxWYsLcU7ESIEbw7J5bt31IzvwMENVE8PzoT84XHq3rvFGpEyCJ9TBzwGByr1yp KBea4JqUP9/UYZ80wYNCIdYpHHoQVw12Gc4Reks3GjzIVHXFJZIiSCyA0Dl7rJAU1xtF EIEQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=YFhUWh3rqYQ5lYOCD1pUDd9xSXvV5hD7qu9U6/eGHK8=; b=Dr+N0W4ODWV12xsDpaR66uTa9QAqpfqoXqrXzCNAlwhREyiUcpq+W79SAGpzYRdj+/ vLxwdGUwm26smAZJiitYAJkhZyH3q5Kf1K3Z568lESAA0w13cp/DzkFKB3pLkTVcsgQ0 MOd6pMDtOeRxgBg5qFm1514jWmLrROQrwKuJPG4eE4RyQvxcXLpoDG2EDDlv1f1iEAJE 6py/FgGLQzWMeaitdHZ/XcNtH9pxs0A46SrfITByWYCqDA9iUzyjJlmrRZsThc2l87Ei N8T4YbnNzTAJ+WE+tN5e4odZI1VF8wU0fP2L1s2KzziAmAsIXoF45j7zpoeYzNF50bog 5+lQ== X-Gm-Message-State: AOAM530/Wgm1ORa+zlHRUp37oYw5Y8Yibf/2Jyf340JkEr53s3Xww7/Q kll0aydpLk7/yTyR5/nBbag0KQ== X-Received: by 2002:a05:600c:14c6:: with SMTP id i6mr4518549wmh.58.1589556336049; Fri, 15 May 2020 08:25:36 -0700 (PDT) Received: from ?IPv6:2a01:e34:ed2f:f020:5450:281:8a7d:dd9a? ([2a01:e34:ed2f:f020:5450:281:8a7d:dd9a]) by smtp.googlemail.com with ESMTPSA id b20sm4282178wme.9.2020.05.15.08.25.32 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 15 May 2020 08:25:35 -0700 (PDT) Subject: Re: [Linux-stm32] [PATCH v7 5/6] clocksource: Add Low Power STM32 timers driver To: Benjamin GAIGNARD , Fabrice GASNIER , "lee.jones@linaro.org" , "robh+dt@kernel.org" , "mark.rutland@arm.com" , "mcoquelin.stm32@gmail.com" , Alexandre TORGUE , "tglx@linutronix.de" Cc: "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" , Pascal PAILLET-LME , Benjamin Gaignard , "linux-stm32@st-md-mailman.stormreply.com" , "linux-arm-kernel@lists.infradead.org" References: <20200420121620.2099-1-benjamin.gaignard@st.com> <20200420121620.2099-6-benjamin.gaignard@st.com> From: Daniel Lezcano Message-ID: <103c5558-4dc9-63c9-4994-5c8f97646eee@linaro.org> Date: Fri, 15 May 2020 17:25:31 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.7.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Benjamin, On 05/05/2020 09:26, Benjamin GAIGNARD wrote: > > > On 4/20/20 2:16 PM, Benjamin Gaignard wrote: >> From: Benjamin Gaignard >> >> Implement clock event driver using low power STM32 timers. >> Low power timer counters running even when CPUs are stopped. >> It could be used as clock event broadcaster to wake up CPUs but not like >> a clocksource because each it rise an interrupt the counter restart from 0. >> >> Low power timers have a 16 bits counter and a prescaler which allow to >> divide the clock per power of 2 to up 128 to target a 32KHz rate. > Gentle ping to reviewers on this driver part of the series. > The bindings and the MFD have been reviewed so I hope I can progress > on the driver part too. [ ... ] sorry for the delay. How do you want these patches to be merged? Shall I pick patch 6/7 ? -- Linaro.org │ Open source software for ARM SoCs Follow Linaro: Facebook | Twitter | Blog