Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp605895ybk; Fri, 15 May 2020 08:54:29 -0700 (PDT) X-Google-Smtp-Source: ABdhPJx48+39J0IXGI0aEaGAOBwWsN7gBdw/QEm8h5lAR1xP0YkUmGPF4KNkmJWv2cjyMxTFt4K1 X-Received: by 2002:a50:e70a:: with SMTP id a10mr3380340edn.38.1589558069404; Fri, 15 May 2020 08:54:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589558069; cv=none; d=google.com; s=arc-20160816; b=sBhtLYKE5eIx1LORKR811xJo2CY9d6V3KCCms8RJpzJ3ajR6Lep0bc/yZdkLU0dvuk uIaPCwciNqXHgBXJ0tO2NyJXBNBqJwduSkOhIAvkSzLE8GYOq4XRR82N3cMb7PlKOmU4 tKm16LK2KOIAfTP5J497R+Lm3zdqjPNYin5tmK21zXUWHN3oxh68Tp9lG+J4etZO5aqC aGvJnkoAsvhAnKMAihEoUPV5CNB6vFf0VBW0QTTpC+HZ2NOCG2RCwkUqfOtco3Qh2WVA F4qdwc1SvuHWNiyJ1wdvzBsu+W8B0y5+riiwtE3TWjEdF2isbeY2lA+kKgRNPVu2WEzg imKQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:in-reply-to :subject:cc:to:from:references:ironport-sdr:dkim-signature; bh=oDmIZ+XSmtKaJzAfH0lyCizA5AUbE6jV+j0JY4+lWUE=; b=k82By3DlYJcSeIXA1Mxxi4/o9M5ToipiudIYy++k++591qBlIIU35LA1ThZukzaqJA V04Zx1Pvao2jmqvEKzUPQAiCfiSZ048Hk0eSW4jWXH9+Six//70W2ctDN+Dd2SXIJhOw s1YbLkydAYL87pxzHNJwi/x4iMuxCujZ9z6zT0T298GmPQvmU2w1ll6IU9seOnN2mFbK c0XLVTCUOERUR3McN1YDkJ9qNFHX8E9uF08DMkGewjxDg/wySrBmsdolf7khUykl3Y3J 1AiVznT7PykojTJd28WTvZTAgF7O3Ll5u0wSFHk3nSMtOMMtFkKd3AbJdLDgt2cTohg1 8H2g== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=IgrV4I+2; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=microchip.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h11si1450932ejk.218.2020.05.15.08.54.05; Fri, 15 May 2020 08:54:29 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=IgrV4I+2; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726643AbgEOPul (ORCPT + 99 others); Fri, 15 May 2020 11:50:41 -0400 Received: from esa6.microchip.iphmx.com ([216.71.154.253]:10795 "EHLO esa6.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726188AbgEOPuk (ORCPT ); Fri, 15 May 2020 11:50:40 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1589557840; x=1621093840; h=references:from:to:cc:subject:in-reply-to:date: message-id:mime-version; bh=MDIagMcn7mtuRjSwV1TW+kBgMJmNhc1GuhsOuPDwSjA=; b=IgrV4I+2QUMtSMcQN9d30JNmW6QuUBbWS+shwerFeBwTTsFZfyXZOoRH eMHuGVCfHhPa6PXWqSK3Nhnw5QwQZ3aLkDZ5rOEOYrTq1TkXEmWmuEAcN LRyERW7dPm2jSd4iBo9BG8yooc55xkRUVkipYlzMBJ2wCUnx9UeQILBj5 t7AsuranZ/fMSuyAbIpgcPBy1/ain4hrRiEo5WQWHy/oShS+z7TpXRsZW ZaMXMfk4bKubDrtLMQUQDsYbrjk1zkx8/V2s6kKw7aF1AH5MtEZxcZFEr FxCQOptrmJG+HaYyWD/OThg9iSNMQf7oma3jOrYiXFIYl7JBUGmgFinkf w==; IronPort-SDR: I/qRcPDftRSuDS3oZ/Yg8hkzzKz87JMkmZGRX/CRyKNK9aOiBJLrIHXEjMtIKvh7ilKQjxCYBt 0caWAGW27FWHrET47n3/5mCkj1k00dKIfJVFzi5/Q/aRnwhxytJg7FSNzrd6iVj9C4kMkZktJ3 oFzLG8QKXY1eGP2E0krhyvx5q3nBCOtHqBva0jGRk8LlxJqe23IGOxjOPoI/BI3eLmEspPit8K 7cwXiTKFJltJ2R8MYABxTUHdYiyqNYNf35oPm92VuNmoUVNOqHLt0xSASMqikAAS25EM7Fp+Ed pI4= X-IronPort-AV: E=Sophos;i="5.73,395,1583218800"; d="scan'208";a="12522245" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 15 May 2020 08:50:39 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Fri, 15 May 2020 08:50:42 -0700 Received: from soft-dev15.microsemi.net.microchip.com (10.10.115.15) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5 via Frontend Transport; Fri, 15 May 2020 08:50:36 -0700 References: <20200513133122.25121-1-lars.povlsen@microchip.com> <20200513133122.25121-2-lars.povlsen@microchip.com> <20200514130351.GA17797@bogus> From: Lars Povlsen To: Rob Herring CC: Lars Povlsen , Alexandre Belloni , , "SoC Team" , , Ulf Hansson , , "Microchip Linux Driver Support" , , Adrian Hunter , Rob Herring Subject: Re: [PATCH 1/3] dt-bindings: mmc: Add Sparx5 SDHCI controller bindings In-Reply-To: <20200514130351.GA17797@bogus> Date: Fri, 15 May 2020 17:50:35 +0200 Message-ID: <87zha9nqno.fsf@soft-dev15.microsemi.net> MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Rob Herring writes: > On Wed, 13 May 2020 15:31:20 +0200, Lars Povlsen wrote: >> The Sparx5 SDHCI controller is based on the Designware controller IP. >> >> Reviewed-by: Alexandre Belloni >> Signed-off-by: Lars Povlsen >> --- >> .../mmc/microchip,dw-sparx5-sdhci.yaml | 57 +++++++++++++++++++ >> 1 file changed, 57 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/mmc/microchip,dw-sparx5-sdhci.yaml >> > > > My bot found errors running 'make dt_binding_check' on your patch: > > Documentation/devicetree/bindings/mmc/microchip,dw-sparx5-sdhci.example.dts:20:18: fatal error: dt-bindings/clock/microchip,sparx5.h: No such file or directory > #include > ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ > compilation terminated. > scripts/Makefile.lib:312: recipe for target 'Documentation/devicetree/bindings/mmc/microchip,dw-sparx5-sdhci.example.dt.yaml' failed > make[1]: *** [Documentation/devicetree/bindings/mmc/microchip,dw-sparx5-sdhci.example.dt.yaml] Error 1 > make[1]: *** Waiting for unfinished jobs.... > Makefile:1300: recipe for target 'dt_binding_check' failed > make: *** [dt_binding_check] Error 2 > > See https://patchwork.ozlabs.org/patch/1289290 > Rob, The header file is added with the "parent" SoC series for Sparx5, which was submitted separately to the SoC list. Should I rewrite the example to avoid using the (normal) header file, or can you add the header file? I have verified the YAML pass dt_binding_check with the header file. > If you already ran 'make dt_binding_check' and didn't see the above > error(s), then make sure dt-schema is up to date: > > pip3 install git+https://github.com/devicetree-org/dt-schema.git@master --upgrade > > Please check and re-submit. -- Lars Povlsen, Microchip