Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp1845538ybk; Sun, 17 May 2020 02:25:37 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzTRLn38VI3E0wqx42M7xW/ku6W+4IR/Qao53Xn/t3bhkV64Nuc/AiVo9OPOjnnNuRJsOCP X-Received: by 2002:a17:907:20c6:: with SMTP id qq6mr10234414ejb.194.1589707537261; Sun, 17 May 2020 02:25:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589707537; cv=none; d=google.com; s=arc-20160816; b=tsOdHpaMBEeQ3fc0YqlS5w01cjCOeBqX8SnwNv+HQ74Jl4pOz1klJ6pwjTicLcSiAy 6gtVzi3/+0Ti3NX20XIyLOlVtR8ri0J8718KTKMZ/AZgV38Rou0HoNOB1DpdEYRq71mT VibIWOmv1BuWG/c79GbsNxpMiJmPQQ13s2m4VE/Yk585OpEXzpG937jFCFKUm2r+nY2T nEWD22g1Il+n6X1UpvDbKCN90b8Y3ELRWKhk30jn6eP95KWKhjoZzDkcya/ApZq4KI6s C0h9bTS95PcpozVyMqWIZQ0O+GSoF9MsxMEtx7di72TZAvGNKjkUpOl0dl1PDbz+Xymn 8VUg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dmarc-filter:dkim-signature; bh=882+yZT0YykGOV7uLr1o6RvdKnz+5INgLfgvg8X1Jr8=; b=r0/IF4eu0KtchzCW9jCwnziP6yXJlf+92wdA65dbBekWg3IMIwzyVDmXTWV1tapbSm AAqMXR1iU6u2O2UOkeYJ3eSYLUwznOFO1NicwFJqitBfSQGeZj3PFRjyFdacE6xMAfI/ YCHbSE7m3i7LIFpD7VNT5mW74QKLJ+/fyudUlzMeTtIASpYKP0M6qDhkyom1wq/2i0x/ mnXM8uoVo1NU03xaZd1g8paRJYZMEYcUv+dMdXmtsqxdrIOjkZyooXFdLkt2J/96/C2h 8XmndsaQYd37MI1XuKBf8y20S74cN9JPKtEDaIuuzlpk0I9ntTV1gEIJ3n6yA8Osaf0N 9U8A== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@mg.codeaurora.org header.s=smtp header.b=InFG7Gok; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k26si4854770ejv.260.2020.05.17.02.25.14; Sun, 17 May 2020 02:25:37 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@mg.codeaurora.org header.s=smtp header.b=InFG7Gok; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727850AbgEQJXj (ORCPT + 99 others); Sun, 17 May 2020 05:23:39 -0400 Received: from mail27.static.mailgun.info ([104.130.122.27]:62722 "EHLO mail27.static.mailgun.info" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727083AbgEQJXj (ORCPT ); Sun, 17 May 2020 05:23:39 -0400 DKIM-Signature: a=rsa-sha256; v=1; c=relaxed/relaxed; d=mg.codeaurora.org; q=dns/txt; s=smtp; t=1589707418; h=References: In-Reply-To: Message-Id: Date: Subject: Cc: To: From: Sender; bh=882+yZT0YykGOV7uLr1o6RvdKnz+5INgLfgvg8X1Jr8=; b=InFG7GokNVJpzwdkh78vcxcZ8yTBTHO0EHHam7ANILD0kP8SoTl/xao64Q2jOxFSZcv0PPjf xtBvNJcp1Pkd7GXOrlArFY6k8j4bimI8F6AdDC9iNPTpFzLnO5JK3l3UsXu7nRXpJ5GlHsXh zDdOFAOjw272Q1OQh0zjlTR56ec= X-Mailgun-Sending-Ip: 104.130.122.27 X-Mailgun-Sid: WyI0MWYwYSIsICJsaW51eC1rZXJuZWxAdmdlci5rZXJuZWwub3JnIiwgImJlOWU0YSJd Received: from smtp.codeaurora.org (ec2-35-166-182-171.us-west-2.compute.amazonaws.com [35.166.182.171]) by smtp-out-n05.prod.us-east-1.postgun.com with SMTP id 5ec102840404ab4a8dc77bd3 (version=TLS1.2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256); Sun, 17 May 2020 09:23:16 GMT Received: by smtp.codeaurora.org (Postfix, from userid 1001) id B2459C44788; Sun, 17 May 2020 09:23:15 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-caf-mail-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-1.0 required=2.0 tests=ALL_TRUSTED,SPF_NONE, URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from tdas-linux.qualcomm.com (blr-c-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.19.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: tdas) by smtp.codeaurora.org (Postfix) with ESMTPSA id E12B0C43636; Sun, 17 May 2020 09:23:10 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org E12B0C43636 Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; spf=none smtp.mailfrom=tdas@codeaurora.org From: Taniya Das To: Stephen Boyd , =?UTF-8?q?Michael=20Turquette=20=C2=A0?= Cc: David Brown , Rajendra Nayak , linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Andy Gross , devicetree@vger.kernel.org, robh@kernel.org, robh+dt@kernel.org, Taniya Das Subject: [PATCH v2 3/4] clk: qcom: gcc: Add support for GCC LPASS clock for SC7180 Date: Sun, 17 May 2020 14:52:23 +0530 Message-Id: <1589707344-8871-4-git-send-email-tdas@codeaurora.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1589707344-8871-1-git-send-email-tdas@codeaurora.org> References: <1589707344-8871-1-git-send-email-tdas@codeaurora.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the GCC lpass clock which is required to access the LPASS core clocks. Signed-off-by: Taniya Das --- drivers/clk/qcom/gcc-sc7180.c | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/drivers/clk/qcom/gcc-sc7180.c b/drivers/clk/qcom/gcc-sc7180.c index 6a51b5b..d970647 100644 --- a/drivers/clk/qcom/gcc-sc7180.c +++ b/drivers/clk/qcom/gcc-sc7180.c @@ -2230,6 +2230,19 @@ static struct clk_branch gcc_mss_q6_memnoc_axi_clk = { }, }; +static struct clk_branch gcc_lpass_cfg_noc_sway_clk = { + .halt_reg = 0x47018, + .halt_check = BRANCH_HALT_DELAY, + .clkr = { + .enable_reg = 0x47018, + .enable_mask = BIT(0), + .hw.init = &(struct clk_init_data){ + .name = "gcc_lpass_cfg_noc_sway_clk", + .ops = &clk_branch2_ops, + }, + }, +}; + static struct gdsc ufs_phy_gdsc = { .gdscr = 0x77004, .pd = { @@ -2406,6 +2419,7 @@ static struct clk_regmap *gcc_sc7180_clocks[] = { [GCC_MSS_NAV_AXI_CLK] = &gcc_mss_nav_axi_clk.clkr, [GCC_MSS_Q6_MEMNOC_AXI_CLK] = &gcc_mss_q6_memnoc_axi_clk.clkr, [GCC_MSS_SNOC_AXI_CLK] = &gcc_mss_snoc_axi_clk.clkr, + [GCC_LPASS_CFG_NOC_SWAY_CLK] = &gcc_lpass_cfg_noc_sway_clk.clkr, }; static const struct qcom_reset_map gcc_sc7180_resets[] = { -- Qualcomm INDIA, on behalf of Qualcomm Innovation Center, Inc.is a member of the Code Aurora Forum, hosted by the Linux Foundation.