Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp3185075ybk; Mon, 18 May 2020 20:54:16 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzZj3FSNlMDAobjse4rCaK8el7i/DBk1mAgAsgeeV90TvOrXBGXC9LHi3NxQxnSMGQBtMCR X-Received: by 2002:a05:6402:946:: with SMTP id h6mr17430292edz.245.1589860456382; Mon, 18 May 2020 20:54:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589860456; cv=none; d=google.com; s=arc-20160816; b=sT9ytY+42TxCWWkQV8HqcvILnPMF3YL7hT9XSvQEsv/U5UzBFF2TcZrPZDNrgzJOhT h6ekl3MqNmp7Z1mxc2hrXs/nQlc7p5f4Znkjhdshe+BXkiaenAPCP8ULtnoB3Zyfl9n4 B+XU/zDb/8dR53wWBNXe0YxHjla0lMpSfwAmUpYlsLeGD1m5+km5U2pw0MfeoRki1yQ/ TQKkZQM53vf4VomXpN19QHGqoa8B9hZ3QvWB3w2MSNBUcQ2oqeDWOdwIjC1s5urB6sP8 kv75uXd1PokPVgjCvjEgirJ9rkyIuERY+SmQBHUKOs6zDsWkitiDf/apbcQh4xOHX3fV rKTA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=oLfMYAdRylyfyjTScqFnBsUN8t+pypOomYVpij04hlc=; b=goeWVCQ5OkV/YdXhd2Ol3s4m69uZieVRnb3jAe9aCHBnRGlJkmKAMJhpfxpwXbhFk6 x4I1HhGXjurRHSP6iuiEvkA34XTGT8UozTu1evfi/bnvDbvuBtV18jsp+5SobJ+zdxAd G8szu0Czip+Uy05d6UdrXsSXHmPUcv/g2iJ1vqJewcLFR2dcDdtnIsTwsoFUm39InI8S v0ptf4dCRBTifomRFYsed0GRUxZqVL5L05FXPDXFc4Kxi+C+RFVleGFUgzjx2iMW1Qfj +XzIuA/+5d7jW8bRJdBNbwTJbJu6Kcg/C5SKI80nbsDw+6057LnqoHlW800RXSzkBI7h gwLA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id n21si6924629ejg.267.2020.05.18.20.53.53; Mon, 18 May 2020 20:54:16 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728179AbgESDwQ (ORCPT + 99 others); Mon, 18 May 2020 23:52:16 -0400 Received: from inva021.nxp.com ([92.121.34.21]:58684 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726605AbgESDwP (ORCPT ); Mon, 18 May 2020 23:52:15 -0400 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id E299B200096; Tue, 19 May 2020 05:52:12 +0200 (CEST) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 8AE1E20009B; Tue, 19 May 2020 05:52:08 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id E1212402B3; Tue, 19 May 2020 11:52:02 +0800 (SGT) From: Anson Huang To: p.zabel@pengutronix.de, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Linux-imx@nxp.com Subject: [PATCH V3] dt-bindings: reset: Convert i.MX reset to json-schema Date: Tue, 19 May 2020 11:42:27 +0800 Message-Id: <1589859747-12926-1-git-send-email-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.7.4 X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert the i.MX reset binding to DT schema format using json-schema. Signed-off-by: Anson Huang Reviewed-by: Dong Aisheng --- Changes since V2: - remove unnecessary compatible item descriptions. --- .../devicetree/bindings/reset/fsl,imx-src.txt | 49 ------------- .../devicetree/bindings/reset/fsl,imx-src.yaml | 82 ++++++++++++++++++++++ 2 files changed, 82 insertions(+), 49 deletions(-) delete mode 100644 Documentation/devicetree/bindings/reset/fsl,imx-src.txt create mode 100644 Documentation/devicetree/bindings/reset/fsl,imx-src.yaml diff --git a/Documentation/devicetree/bindings/reset/fsl,imx-src.txt b/Documentation/devicetree/bindings/reset/fsl,imx-src.txt deleted file mode 100644 index 6ed79e6..0000000 --- a/Documentation/devicetree/bindings/reset/fsl,imx-src.txt +++ /dev/null @@ -1,49 +0,0 @@ -Freescale i.MX System Reset Controller -====================================== - -Please also refer to reset.txt in this directory for common reset -controller binding usage. - -Required properties: -- compatible: Should be "fsl,-src" -- reg: should be register base and length as documented in the - datasheet -- interrupts: Should contain SRC interrupt and CPU WDOG interrupt, - in this order. -- #reset-cells: 1, see below - -example: - -src: src@20d8000 { - compatible = "fsl,imx6q-src"; - reg = <0x020d8000 0x4000>; - interrupts = <0 91 0x04 0 96 0x04>; - #reset-cells = <1>; -}; - -Specifying reset lines connected to IP modules -============================================== - -The system reset controller can be used to reset the GPU, VPU, -IPU, and OpenVG IP modules on i.MX5 and i.MX6 ICs. Those device -nodes should specify the reset line on the SRC in their resets -property, containing a phandle to the SRC device node and a -RESET_INDEX specifying which module to reset, as described in -reset.txt - -example: - - ipu1: ipu@2400000 { - resets = <&src 2>; - }; - ipu2: ipu@2800000 { - resets = <&src 4>; - }; - -The following RESET_INDEX values are valid for i.MX5: -GPU_RESET 0 -VPU_RESET 1 -IPU1_RESET 2 -OPEN_VG_RESET 3 -The following additional RESET_INDEX value is valid for i.MX6: -IPU2_RESET 4 diff --git a/Documentation/devicetree/bindings/reset/fsl,imx-src.yaml b/Documentation/devicetree/bindings/reset/fsl,imx-src.yaml new file mode 100644 index 0000000..27c5e34 --- /dev/null +++ b/Documentation/devicetree/bindings/reset/fsl,imx-src.yaml @@ -0,0 +1,82 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/reset/fsl,imx-src.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Freescale i.MX System Reset Controller + +maintainers: + - Philipp Zabel + +description: | + The system reset controller can be used to reset the GPU, VPU, + IPU, and OpenVG IP modules on i.MX5 and i.MX6 ICs. Those device + nodes should specify the reset line on the SRC in their resets + property, containing a phandle to the SRC device node and a + RESET_INDEX specifying which module to reset, as described in + reset.txt + + The following RESET_INDEX values are valid for i.MX5: + GPU_RESET 0 + VPU_RESET 1 + IPU1_RESET 2 + OPEN_VG_RESET 3 + The following additional RESET_INDEX value is valid for i.MX6: + IPU2_RESET 4 + +properties: + compatible: + oneOf: + - const: "fsl,imx51-src" + - items: + - const: "fsl,imx50-src" + - const: "fsl,imx51-src" + - items: + - const: "fsl,imx53-src" + - const: "fsl,imx51-src" + - items: + - const: "fsl,imx6q-src" + - const: "fsl,imx51-src" + - items: + - const: "fsl,imx6sx-src" + - const: "fsl,imx51-src" + - items: + - const: "fsl,imx6sl-src" + - const: "fsl,imx51-src" + - items: + - const: "fsl,imx6ul-src" + - const: "fsl,imx51-src" + - items: + - const: "fsl,imx6sll-src" + - const: "fsl,imx51-src" + + reg: + maxItems: 1 + + interrupts: + items: + - description: SRC interrupt + - description: CPU WDOG interrupts out of SRC + minItems: 1 + maxItems: 2 + + '#reset-cells': + const: 1 + +required: + - compatible + - reg + - interrupts + - '#reset-cells' + +additionalProperties: false + +examples: + - | + reset-controller@73fd0000 { + compatible = "fsl,imx51-src"; + reg = <0x73fd0000 0x4000>; + interrupts = <75>; + #reset-cells = <1>; + }; -- 2.7.4