Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp3208409ybk; Mon, 18 May 2020 21:42:37 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwVFnJePkHdAtyecMN3xVdH/Mp2+ItOoxJuEa2fza+d76/12EqaIQpifVBF40XMc2yv/cMX X-Received: by 2002:a17:906:68d2:: with SMTP id y18mr18136447ejr.248.1589863356925; Mon, 18 May 2020 21:42:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589863356; cv=none; d=google.com; s=arc-20160816; b=n2PP4rkt5peBkh48qr5YSq1UlkAX/x7ssq+OMXvId5qOJlVEkRiXLJqMOlcNipCb/9 C9Kju+yg4k3pIRVqOJ9+BoyuvhOvKDRFSQBB8JgNvbZpM1q2RdiFOAUaTT0dZwO2s0pi udIdyBaSiKaPwS+93MQKbyJhNRg+ArNXamcWYpuy7NndFPLOHHSmdV/3Ox5wuASVf9z4 XA+wRjAfC3ISPJB8Iy+26F3exKghupiDK2f4HkS1Rc3tthLU7dBcHhKUwVLeNEt4hEk6 VP9VUqbV6txUYFhh+prH7gajlKi8a8Jwff2zckmCRQibwKkRipcyv3tN80l/deelSM7T Zpzw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:ironport-sdr:ironport-sdr; bh=F+cvT9z9DggG8PmC2vfjz2yqkjGn5CoKujPH2vopyMY=; b=RiH1lrC8GxgTkx9+vuQABy1h/ynATRSufq48liTmoDratIb8UFLg7plzyRsJ3Fojqt 9iBBrXgyCIduzTQnQaLZ06fsL4x5gVFojJPMY+9T4jnYVE9hVeHaZitarzGmxYfGB8jx OeUaB2aCF3TTvAJGToAFnMjIsbOcg1QzlnX8LnjAL7FmkQ/RitstuUslARgNMOPwodti VrZwvTm99NKbdxYG71xvjmyGqiGx/fhhEAUtGoMISwTKyYBx9n/4qMBkq9+e5egHAaPY pulH2SqScJqoBvFCPiQs+pXt9XdWqN+vpJtq77Kd4CGyTIMgyNpCARt3T9QApLPIlL50 iquw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id n2si7461220ejc.110.2020.05.18.21.41.48; Mon, 18 May 2020 21:42:36 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726794AbgESEjP (ORCPT + 99 others); Tue, 19 May 2020 00:39:15 -0400 Received: from mga12.intel.com ([192.55.52.136]:53328 "EHLO mga12.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726045AbgESEjO (ORCPT ); Tue, 19 May 2020 00:39:14 -0400 IronPort-SDR: IOMBbDAzIGNGxeMqXXAUB6lJhb0b9K6MVRIrzqdg9SgKLJe0hrmYHZ7us8dAcyf4xJBnYoUXtJ tsCjmHnOGx1g== X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga005.fm.intel.com ([10.253.24.32]) by fmsmga106.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 18 May 2020 21:39:14 -0700 IronPort-SDR: gq0ainwsS4GEyxl4H52F9lcRULVFgUoaDnpLV7kTKnWw699VvH8Eup+Pv5WXcVw//uB7CgLqQ4 qRHmbOSH4Mwg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.73,409,1583222400"; d="scan'208";a="465833134" Received: from sgsxdev004.isng.intel.com (HELO localhost) ([10.226.88.13]) by fmsmga005.fm.intel.com with ESMTP; 18 May 2020 21:39:10 -0700 From: "Ramuthevar,Vadivel MuruganX" To: linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org, devicetree@vger.kernel.org Cc: miquel.raynal@bootlin.com, richard@nod.at, vigneshr@ti.com, arnd@arndb.de, brendanhiggins@google.com, tglx@linutronix.de, boris.brezillon@collabora.com, anders.roxell@linaro.org, masonccyang@mxic.com.tw, robh+dt@kernel.org, linux-mips@vger.kernel.org, hauke.mehrtens@intel.com, andriy.shevchenko@intel.com, qi-ming.wu@intel.com, cheol.yong.kim@intel.com, Ramuthevar Vadivel Murugan Subject: [PATCH v8 1/2] dt-bindings: mtd: Add Nand Flash Controller support for Intel LGM SoC Date: Tue, 19 May 2020 12:37:49 +0800 Message-Id: <20200519043750.47789-2-vadivel.muruganx.ramuthevar@linux.intel.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20200519043750.47789-1-vadivel.muruganx.ramuthevar@linux.intel.com> References: <20200519043750.47789-1-vadivel.muruganx.ramuthevar@linux.intel.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ramuthevar Vadivel Murugan Add YAML file for dt-bindings to support NAND Flash Controller on Intel's Lightning Mountain SoC. Signed-off-by: Ramuthevar Vadivel Murugan --- .../devicetree/bindings/mtd/intel,lgm-nand.yaml | 91 ++++++++++++++++++++++ 1 file changed, 91 insertions(+) create mode 100644 Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml diff --git a/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml b/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml new file mode 100644 index 000000000000..cd4e983a449e --- /dev/null +++ b/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml @@ -0,0 +1,91 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mtd/intel,lgm-nand.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Intel LGM SoC NAND Controller Device Tree Bindings + +allOf: + - $ref: "nand-controller.yaml" + +maintainers: + - Ramuthevar Vadivel Murugan + +properties: + compatible: + const: intel,lgm-nand-controller + + reg: + items: + - description: ebunand registers + - description: hsnand registers + - description: nand_cs0 external flash access + - description: nand_cs1 external flash access + - description: addr_sel0 memory region enable and access + - description: addr_sel1 memory region enable and access + + clocks: + maxItems: 1 + + dmas: + maxItems: 2 + + dma-names: + items: + - const: tx + - const: rx + +patternProperties: + "^nand@[a-f0-9]+$": + type: object + properties: + reg: + minimum: 0 + maximum: 7 + + nand-ecc-mode: true + + nand-ecc-algo: + const: hw + + additionalProperties: false + +required: + - compatible + - reg + - clocks + - clock-names + - dmas + - dma-names + +additionalProperties: false + +examples: + - | + nand-controller@e0f00000 { + compatible = "intel,lgm-nand"; + reg = <0xe0f00000 0x100>, + <0xe1000000 0x300>, + <0xe1400000 0x8000>, + <0xe1c00000 0x1000>, + <0x17400000 0x4>, + <0x17c00000 0x4>; + reg-names = "ebunand", "hsnand", "nand_cs0", "nand_cs1", + "addr_sel0","addr_sel1"; + clocks = <&cgu0 125>; + dmas = <&dma0 8>, <&dma0 9>; + dma-names = "tx", "rx"; + #address-cells = <1>; + #size-cells = <0>; + #clock-cells = <1>; + + nand@0 { + reg = <0>; + nand-on-flash-bbt; + #address-cells = <1>; + #size-cells = <1>; + }; + }; + +... -- 2.11.0