Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp69311ybk; Tue, 19 May 2020 15:47:00 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwt8ARO4BtWFcTJ8CzJehy2htT5OjMWM9AfeO2JkDNAevDLmkwAPgRvDPhy9va4JvJTUhEi X-Received: by 2002:a17:906:9383:: with SMTP id l3mr1369190ejx.520.1589928420520; Tue, 19 May 2020 15:47:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589928420; cv=none; d=google.com; s=arc-20160816; b=TlNIFQmUd7YNblD6DC68xd2FY+vrmAYq0ciH54gt+WFymdS+w+6uSIYvlJlO4Mn+ED h+DbVm7c+82cc5DMOz0cExSL69wqmfxAWecznrYeXw0r6KH5UWQC06uNoevfcQ+NRZUI q31b/ayijpE6lpING3B6tkohDrcjd+72izy/s2Vc0Q1SgIzDwR6atPGaii6B7S+eTGo0 zgd7ks0+0zAIe0aC6v7m8qIzgXDVaAk6SmEoH3fAFsk2+N/rfwyTdzbIQhL/6NpYxKEQ 1zlRoC97Gbn60SdLLXsOOu6YeptbEAxFrITvvzlKCxO18agY4XcnARcsYgIexduYKldJ uKNQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=p3XIKi4nR/2Jx4PD4zi5Foe0aN29bFJcNJ7MzZE6RVs=; b=Vi4oJS3sjK0eqON4BXXZ6SPIiUT1JR4Y0gP5VUqi4OGpti9JVHdTsnzmgjeZh1+5Q2 En0qGob02Os+iauoSPRJ5MSP/UZmkgMPZ4OwdjB2S3S4I5A7cFZOLB7MU9hFhmuuHDS1 i9cuz4zaR1ngmWb6PFTVcA3e9ur8AMBIU/T6ydF9rNA/nEeI8l9Nas1i0Zac2iVziRNb Zb9nTYxJO8PhSO4RnK6v7E2olM8CbIOpvpTYExXYjtO1QDdXJ7MwcUv7YdyYvAQcHbRF x4q61n29CXNZz59QP7itIbQgN64Zwjyl97uGJAjkWrPnyUH5jn42MlBCNu+usgiWBklz cudA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id j18si415961edq.98.2020.05.19.15.46.35; Tue, 19 May 2020 15:47:00 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728433AbgESWms (ORCPT + 99 others); Tue, 19 May 2020 18:42:48 -0400 Received: from v6.sk ([167.172.42.174]:58678 "EHLO v6.sk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726344AbgESWmq (ORCPT ); Tue, 19 May 2020 18:42:46 -0400 Received: from localhost (v6.sk [IPv6:::1]) by v6.sk (Postfix) with ESMTP id 8EBF5612FD; Tue, 19 May 2020 22:42:14 +0000 (UTC) From: Lubomir Rintel To: Stephen Boyd Cc: Michael Turquette , Rob Herring , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Lubomir Rintel Subject: [PATCH v3 12/13] dt-bindings: clock: Add Marvell MMP Audio Clock Controller binding Date: Wed, 20 May 2020 00:41:50 +0200 Message-Id: <20200519224151.2074597-13-lkundrak@v3.sk> X-Mailer: git-send-email 2.26.2 In-Reply-To: <20200519224151.2074597-1-lkundrak@v3.sk> References: <20200519224151.2074597-1-lkundrak@v3.sk> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This describes the bindings for a controller that generates master and bit clocks for the I2S interface. Signed-off-by: Lubomir Rintel --- Changes since v1: - Fix commit message wording - Define MMP2_CLK_AUDIO_NR_CLKS - Make clock ids start at 0, not 1 - Fix dt-bindings/clock/marvell,mmp2-audio.h file name - Rename node from "clocks" to "clock-controller" .../clock/marvell,mmp2-audio-clock.yaml | 74 +++++++++++++++++++ .../dt-bindings/clock/marvell,mmp2-audio.h | 10 +++ 2 files changed, 84 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/marvell,mmp2-audio-clock.yaml create mode 100644 include/dt-bindings/clock/marvell,mmp2-audio.h diff --git a/Documentation/devicetree/bindings/clock/marvell,mmp2-audio-clock.yaml b/Documentation/devicetree/bindings/clock/marvell,mmp2-audio-clock.yaml new file mode 100644 index 000000000000..ab6e82d1d3a9 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/marvell,mmp2-audio-clock.yaml @@ -0,0 +1,74 @@ +# SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/marvell,mmp2-audio-clock.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Marvell MMP2 Audio Clock Controller + +maintainers: + - Lubomir Rintel + +description: | + The audio clock controller generates and supplies the clocks to the audio + codec. + + Each clock is assigned an identifier and client nodes use this identifier + to specify the clock which they consume. + + All these identifiers could be found in + . + +properties: + compatible: + enum: + - marvell,mmp2-audio-clock + + reg: + maxItems: 1 + + clocks: + items: + - description: Audio subsystem clock + - description: The crystal oscillator clock + - description: First I2S clock + - description: Second I2S clock + + clock-names: + items: + - const: audio + - const: vctcxo + - const: i2s0 + - const: i2s1 + + '#clock-cells': + const: 1 + + power-domains: + maxItems: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - '#clock-cells' + +additionalProperties: false + +examples: + - | + #include + #include + + clock-controller@d42a0c30 { + compatible = "marvell,mmp2-audio-clock"; + reg = <0xd42a0c30 0x10>; + clock-names = "audio", "vctcxo", "i2s0", "i2s1"; + clocks = <&soc_clocks MMP2_CLK_AUDIO>, + <&soc_clocks MMP2_CLK_VCTCXO>, + <&soc_clocks MMP2_CLK_I2S0>, + <&soc_clocks MMP2_CLK_I2S1>; + power-domains = <&soc_clocks MMP2_POWER_DOMAIN_AUDIO>; + #clock-cells = <1>; + }; diff --git a/include/dt-bindings/clock/marvell,mmp2-audio.h b/include/dt-bindings/clock/marvell,mmp2-audio.h new file mode 100644 index 000000000000..20664776f497 --- /dev/null +++ b/include/dt-bindings/clock/marvell,mmp2-audio.h @@ -0,0 +1,10 @@ +/* SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause) */ +#ifndef __DT_BINDINGS_CLOCK_MARVELL_MMP2_AUDIO_H +#define __DT_BINDINGS_CLOCK_MARVELL_MMP2_AUDIO_H + +#define MMP2_CLK_AUDIO_SYSCLK 0 +#define MMP2_CLK_AUDIO_SSPA0 1 +#define MMP2_CLK_AUDIO_SSPA1 2 + +#define MMP2_CLK_AUDIO_NR_CLKS 3 +#endif -- 2.26.2