Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp117392ybk; Tue, 19 May 2020 17:10:05 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzjozR1ZiWCmgoq4gmPB8LKRoDPa9OoOKC+TbjEYD2nT9rwYreWVop6JzuoHObaxgmuJORv X-Received: by 2002:a05:6402:849:: with SMTP id b9mr1123898edz.226.1589933405080; Tue, 19 May 2020 17:10:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589933405; cv=none; d=google.com; s=arc-20160816; b=aQPOkbvuFP5zSP5rFyUurnnHB9C8PEFJKTUwgVD3M58zvAcBLx3LLGzG4Mxc/lumBV ZHJ0Bx908IxCNVpVyA568VwN/QgiAmRqCtUd95czhK51mC8lOHjuir1qBV9UvOoPjJF6 bxACfoy3TjTsnk9tXCQ1nnwtd5R8DIMROyO8D+cvlwpG+wYusX2k7EzLEnqObnV/v/G/ BAJXXxYkVWpNYwrD8KCbXM1xoeDSCRvuenes+8aLzTWlpSdEPtEEU7PeluFl2RwfH/s+ awXSpWBgbRgHDO83O3hET4xHAcQFi3zfi+8+cENlX6TQwbo+lMeI2hVZq1jpqAMBzkpR nzBQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=nLMfwQbrlF1iv4LcSoROIabrcfKs0/jUzCRJPsjpM/g=; b=WJNIz3hH99yVG1i4GzIB7zzUSAWoMG+rQ/egPZe9jb5ERbt0KkTuTHjVy/Jcp1j5ol dFv23C3ztosRPZLJibV7XTlPbBR/VVHnCMJID/jqAnD+uJEYidFagK2+b74PHG6F96QS cZd2cAWM25yREATW20K3eEfpdqCoFnxqN0xZjkOhMEnMfHu0UVbOyITxyAU6gcRFt/M2 ut5cWsd/w5EzhfrMbVtoxr/TqXyiIhWROB6J/ebvYWEI70/5HuxguO8e9OziRf3hvM6/ bWoRqGek0afD4MMT+8Y6qKSke7TOy+3JOXJEEp1/yH4AiDxGpJTWDsPu41YWurQ2iypN D6hw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=Gqo34c3m; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id dp20si1048619ejc.603.2020.05.19.17.09.42; Tue, 19 May 2020 17:10:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=Gqo34c3m; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728394AbgETAHz (ORCPT + 99 others); Tue, 19 May 2020 20:07:55 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34762 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728375AbgETAHx (ORCPT ); Tue, 19 May 2020 20:07:53 -0400 Received: from mail-pf1-x442.google.com (mail-pf1-x442.google.com [IPv6:2607:f8b0:4864:20::442]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 39A7FC061A0E for ; Tue, 19 May 2020 17:07:53 -0700 (PDT) Received: by mail-pf1-x442.google.com with SMTP id z1so705128pfn.3 for ; Tue, 19 May 2020 17:07:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=nLMfwQbrlF1iv4LcSoROIabrcfKs0/jUzCRJPsjpM/g=; b=Gqo34c3m0MlNoFL+YXBmISvMCjL1uAr1dCIk+C2xcHpi/NSgJAkMkbIB54SVo3iPr2 HaZgzNyTF1lmEeD7MvMTZmyASk+yYU+KRNjjuLz/gkNyajNTTMpy+westprggwgYHgeu H18O/XFDeMrrZ83+TekriuOSfUOKTYo0bQjBP5XEEJhAzPLW0eDyNm1lAycXCLgPH4my 5OkzNS9XRiDor39MYDWxeHHIJeNebLJIzM8O/UVe8sZHS6hWPl2jBe+/MjLVYqVeFwWD C1Qm8oJgZQMAeE32cJMZ0614HbLkp4WCrD4CJKa70EWir5uchhrv0+WONADhNEGNEUXk QOog== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=nLMfwQbrlF1iv4LcSoROIabrcfKs0/jUzCRJPsjpM/g=; b=NyJFCWnqLhJldjvyr6HdrhtL+8pKX66cH547IVYfR+1XiBB8Vd7pbSmMdQGWErKYyK 38V051OD4mfSbJDO4jC6nm9JjPRu6umFhdQtHO/nIdRVJMvlkLb2sJQbYyGpOO4vuYb7 +KCh69ZCPG0cEKp2CvolUyZkMLRoINaI44Nt//cS81jJj95zrOVHebIUrB8GN0QOirFu CcsWo2Yy3P998nqcWkNPhiCSK3QpZPQxaCURMlJeBt2IVS6WHYO+4aesR9n9D9i8E7tg xLnM0ITnXiACLWLmyryMvlDcgFkx0bZvh8rb3Uniisrn6o615Xg4G97MeF1CjKnE5K9m 8jhQ== X-Gm-Message-State: AOAM53030Zw+XO6lJ9Fq661VtM7SDhj8GhJSklF5u4jQ0iNtBkty/Nz5 o6XWoBrn/aGxb1S85/w3qLpcEmP//x2Qzw== X-Received: by 2002:a63:7519:: with SMTP id q25mr1555590pgc.224.1589933272730; Tue, 19 May 2020 17:07:52 -0700 (PDT) Received: from localhost (c-71-197-186-152.hsd1.wa.comcast.net. [71.197.186.152]) by smtp.gmail.com with ESMTPSA id go14sm504705pjb.42.2020.05.19.17.07.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 19 May 2020 17:07:52 -0700 (PDT) From: Kevin Hilman To: linux-amlogic@lists.infradead.org, Martin Blumenstingl Cc: andrew@lunn.ch, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: Re: [PATCH 0/2] ARM: dts: meson8b/m2: RGMII improvements Date: Tue, 19 May 2020 17:07:46 -0700 Message-Id: <158993320300.34448.6005768486014716103.b4-ty@baylibre.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20200512215148.540322-1-martin.blumenstingl@googlemail.com> References: <20200512215148.540322-1-martin.blumenstingl@googlemail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, 12 May 2020 23:51:46 +0200, Martin Blumenstingl wrote: > the fist patch in this series connects FCLK_DIV2 to the PRG_ETH > "additional" registers for the dwmac Ethernet controller. > Now that we know how RGMII and FCLK_DIV2 are connected we can > add this dependency to get rid of CLK_IS_CRITICAL for FCLK_DIV2 > at some point. > > The second patch fixes the RX and TX delay. The 4ns TX delay which > we have used so far is incorrect and only worked because we were > using an unsupported clock divider in the PRG_ETH registers. That > divider has been fixed with commit bd6f48546b9c ("net: stmmac: > dwmac-meson8b: Fix the RGMII TX delay on Meson8b/8m2 SoCs"). > Instead of "just" fixing the TX delay we can even do better and > switch to phy-mode = "rgmii-id" to let the PHY generate the RX > and TX delay. However, previously we didn't know that there was > an RX delay applied by the MAC on these boards. Only the additional > information from Jianxin in the other series [0] made us aware > of this. Without the other series there will be a 4ns RX delay > (2ns from the MAC and additional 2ns from the PHY). Due to this > dependency I did not add a Fixes tag, because backporting these > .dts patches without their runtime dependency will break stable > kernels. > > [...] Applied, thanks! [1/2] ARM: dts: meson: Add the Ethernet "timing-adjustment" clock commit: b632506c5af22a9a7c63674fc605d24cf94d585b [2/2] ARM: dts: meson: Switch existing boards with RGMII PHY to "rgmii-id" commit: 005231128e9e97461e81fa32421957a7664317ca Best regards, -- Kevin Hilman