Received: by 2002:a25:868d:0:0:0:0:0 with SMTP id z13csp118407ybk; Tue, 19 May 2020 17:11:45 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxKNuEi0BcoCOCZd+pjFm+lu/5Xz4VYSUUtFcZNwZREx2/IJViArddmyu6zT4K+gBZBVnGE X-Received: by 2002:a17:906:82d9:: with SMTP id a25mr1556843ejy.43.1589933505816; Tue, 19 May 2020 17:11:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1589933505; cv=none; d=google.com; s=arc-20160816; b=QE7hsImO3dlb8lsdcsqwV/0IveG/fghMVpNAkt+x2c65p4blZjSJ9IM/UivFIMn0C9 Mzvjeg2G9ivhKrN6O4y1DdZthImjDwimPuLVLC9xyltAmkqD9TqMnqgV7F5T1y/B78pE KCPkxQ9u815cOt5iFSFXouVVtbn0lgKbvce649eDJMdchjnEXmBMB9uUa0sGgbzTXh72 P1gBv4IEh/DzsJ73YjhC5RiQ7mkJb91gga8OkM9RZf1fRB7X/nWnyRTr50dWgMDrYT4D QOh3d8chBkQrIYJEhXm9dXGcP/3Ff73ygjaku8TAB7yPCti2LqIeFcQJ6JgSx+UZdJvq xVKQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:ironport-sdr:ironport-sdr; bh=F+cvT9z9DggG8PmC2vfjz2yqkjGn5CoKujPH2vopyMY=; b=g9a8NpvruJ81VGmYguewF4qeRmUUzLhtoCRJqol11b4EULTuE4Fa62NP0rH9nDuyMz l598y6mSfcBIFZ7uxBTMrmkBuqmbvmmWvb8WXDoXYoMOq0DX3SwgDTHDHSTiX9Wflnog f9/JKYlNxytMghMUCxN/0EY53M5RxhjlOzeBdEdOJaLADwI+3fH5T1brfK7aXUePrepC h013D6O9tlFWrGBObc04X248NIw2YP2J0rIVQU4/UyYrga8WW0FhZNXtRKeSDReXQagH UIHHE2TLtuF1ckPm8a+OXd6enyym40xY6XhTV13C8ASNaDufPtzW7doAHSvC2JEANOEj M9Og== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id dp11si1055631ejc.463.2020.05.19.17.11.22; Tue, 19 May 2020 17:11:45 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728280AbgETAHp (ORCPT + 99 others); Tue, 19 May 2020 20:07:45 -0400 Received: from mga06.intel.com ([134.134.136.31]:22055 "EHLO mga06.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726938AbgETAHo (ORCPT ); Tue, 19 May 2020 20:07:44 -0400 IronPort-SDR: R7B/zGlWiSTPUPWTDRq+dO68UFpdWnVbCQ9TQrvb2S1IBwMDmbfp98yQdVgzXKpJFsn4cDO8ea giR/sxswb3Vw== X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga006.jf.intel.com ([10.7.209.51]) by orsmga104.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 May 2020 17:07:43 -0700 IronPort-SDR: pCUSU9dEYq4OPUxpYx+DFjmCkFm939CEi270QNV83poy3kDJAP1/EJT/jDAu2nQyJ9gWTvXWDO WDmiLL9cD8xA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.73,411,1583222400"; d="scan'208";a="268068547" Received: from sgsxdev004.isng.intel.com (HELO localhost) ([10.226.88.13]) by orsmga006.jf.intel.com with ESMTP; 19 May 2020 17:07:39 -0700 From: "Ramuthevar,Vadivel MuruganX" To: linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org, devicetree@vger.kernel.org Cc: miquel.raynal@bootlin.com, richard@nod.at, vigneshr@ti.com, arnd@arndb.de, brendanhiggins@google.com, tglx@linutronix.de, boris.brezillon@collabora.com, anders.roxell@linaro.org, masonccyang@mxic.com.tw, robh+dt@kernel.org, linux-mips@vger.kernel.org, hauke.mehrtens@intel.com, andriy.shevchenko@intel.com, qi-ming.wu@intel.com, cheol.yong.kim@intel.com, Ramuthevar Vadivel Murugan Subject: [RESENDPATCH v8 1/2] dt-bindings: mtd: Add Nand Flash Controller support for Intel LGM SoC Date: Wed, 20 May 2020 08:06:20 +0800 Message-Id: <20200520000621.49152-2-vadivel.muruganx.ramuthevar@linux.intel.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20200520000621.49152-1-vadivel.muruganx.ramuthevar@linux.intel.com> References: <20200520000621.49152-1-vadivel.muruganx.ramuthevar@linux.intel.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ramuthevar Vadivel Murugan Add YAML file for dt-bindings to support NAND Flash Controller on Intel's Lightning Mountain SoC. Signed-off-by: Ramuthevar Vadivel Murugan --- .../devicetree/bindings/mtd/intel,lgm-nand.yaml | 91 ++++++++++++++++++++++ 1 file changed, 91 insertions(+) create mode 100644 Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml diff --git a/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml b/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml new file mode 100644 index 000000000000..cd4e983a449e --- /dev/null +++ b/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml @@ -0,0 +1,91 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mtd/intel,lgm-nand.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Intel LGM SoC NAND Controller Device Tree Bindings + +allOf: + - $ref: "nand-controller.yaml" + +maintainers: + - Ramuthevar Vadivel Murugan + +properties: + compatible: + const: intel,lgm-nand-controller + + reg: + items: + - description: ebunand registers + - description: hsnand registers + - description: nand_cs0 external flash access + - description: nand_cs1 external flash access + - description: addr_sel0 memory region enable and access + - description: addr_sel1 memory region enable and access + + clocks: + maxItems: 1 + + dmas: + maxItems: 2 + + dma-names: + items: + - const: tx + - const: rx + +patternProperties: + "^nand@[a-f0-9]+$": + type: object + properties: + reg: + minimum: 0 + maximum: 7 + + nand-ecc-mode: true + + nand-ecc-algo: + const: hw + + additionalProperties: false + +required: + - compatible + - reg + - clocks + - clock-names + - dmas + - dma-names + +additionalProperties: false + +examples: + - | + nand-controller@e0f00000 { + compatible = "intel,lgm-nand"; + reg = <0xe0f00000 0x100>, + <0xe1000000 0x300>, + <0xe1400000 0x8000>, + <0xe1c00000 0x1000>, + <0x17400000 0x4>, + <0x17c00000 0x4>; + reg-names = "ebunand", "hsnand", "nand_cs0", "nand_cs1", + "addr_sel0","addr_sel1"; + clocks = <&cgu0 125>; + dmas = <&dma0 8>, <&dma0 9>; + dma-names = "tx", "rx"; + #address-cells = <1>; + #size-cells = <0>; + #clock-cells = <1>; + + nand@0 { + reg = <0>; + nand-on-flash-bbt; + #address-cells = <1>; + #size-cells = <1>; + }; + }; + +... -- 2.11.0