Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
IronPort-SDR: Jignb6g0Y9pmY2TDs6RolbNcnhaL8fLpNVtdmk1iHrJGc8WItX4LPH3wcw4WMU9Iu0eHOXEoaR
 1O99q/zxSPCigQkOAleaaDCPgArC56STiyVcBRm3hmQ1qWRtHetHq7LxgSMnWQtTi8rrxwb6pM
 KmZ8q77iGaNmaM5E/9m3zknco4GbWCeBIJWEtip4iu1dhUIhQZf4OIYbBxyzn7MptpjzIFpvXe
 FZ2MbrKjSWbfsltgWs2lcH+V3fy7SS3oepatuopoMCJ2tD14vLeN1bVua53pR/jd97i4OccnQ0
 IlE=
From:   Anup Patel <anup.patel@wdc.com>
To:     Palmer Dabbelt <palmer@dabbelt.com>,
        Paul Walmsley <paul.walmsley@sifive.com>,
        Albert Ou <aou@eecs.berkeley.edu>,
        Daniel Lezcano <daniel.lezcano@linaro.org>,
        Thomas Gleixner <tglx@linutronix.de>,
        Jason Cooper <jason@lakedaemon.net>,
        Marc Zyngier <maz@kernel.org>
Cc:     Atish Patra <atish.patra@wdc.com>,
        Alistair Francis <Alistair.Francis@wdc.com>,
        Anup Patel <anup@brainfault.org>,
        linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
        Anup Patel <anup.patel@wdc.com>
Subject: [PATCH v5 0/6] New RISC-V Local Interrupt Controller Driver
Date:   Thu, 21 May 2020 19:02:55 +0530
Message-Id: <20200521133301.816665-1-anup.patel@wdc.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
Received: from wdc.com (106.51.30.72) by MA1PR0101CA0033.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a00:22::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3021.23 via Frontend Transport; Thu, 21 May 2020 13:33:27 +0000
X-Mailer: git-send-email 2.25.1
X-Originating-IP: [106.51.30.72]
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-HT: Tenant
X-MS-Office365-Filtering-Correlation-Id: f5b98668-ec46-462e-e18d-08d7fd8b8e03
X-MS-TrafficTypeDiagnostic: DM6PR04MB4442:
X-MS-Exchange-Transport-Forked: True
X-Microsoft-Antispam-PRVS: <DM6PR04MB44425E86E0093B79D4CB1A2E8DB70@DM6PR04MB4442.namprd04.prod.outlook.com>
WDCIPOUTBOUND: EOP-TRUE
X-MS-Oob-TLC-OOBClassifiers: OLM:8882;
X-Forefront-PRVS: 041032FF37
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: ggqs9SZK1M53QGykwZFQKMf+PZICDVkmjjVD+dLxQI/Kcq1kowz3Yz+GRWfywsweVDSIjzgQhgvx5Q9Zt6OgUf61alpsQTdFSHX0zYq00NarkLiZk+CUmqUnMrQi0DTMg6NQt1ipYCsMwtZARcCEemDTzslUmYcDXEND805FhJ1JO+2tErQiFCUhOvlxoxPEXC0IQGNv/6VhmJQue9HR6fDZU/mQhtUAib79jpOCMDs27PC2+cE80zvaVc/yW4zXfb1p1IxJtqW6nVEc4wsJfD485vd/Cr47+CQXE2qKeGhWoFs/47isoLULKzSc2DDeZpgcXP/vqt3x21ArS4jjqg5WULkXZtNkcsLa352ZGBgcu/2q7xiYi+PdbHAa6bidHhoz0Bz7SsmxZOzY5g/AuW3k7DXOA/F6h8lOchX16+Q+ib3r129phzXBIx5a3rEWJx7BZyLCm0+X8iL66aTo5v1jbto/fT+waIO5EqT0YcJYFhQHTdwHRx+W7cw11zYcePb2t4qNNvdYg0Jx+yBLhw==
X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DM6PR04MB6201.namprd04.prod.outlook.com;PTR:;CAT:NONE;SFTY:;SFS:(4636009)(396003)(136003)(39860400002)(366004)(376002)(346002)(2906002)(1076003)(66946007)(66476007)(4326008)(66556008)(7696005)(8676002)(5660300002)(8936002)(478600001)(55236004)(52116002)(86362001)(966005)(316002)(110136005)(36756003)(186003)(8886007)(54906003)(26005)(44832011)(2616005)(956004)(16526019)(7416002)(55016002)(6666004)(1006002);DIR:OUT;SFP:1102;
X-MS-Exchange-AntiSpam-MessageData: iOlfmwc0q652mpNK2wuFX6aIuoY7bX4oUU500hDiOtHz8aLYf4iabAuo0EkeIS5H23mJ2q6LHDBB5sVdPFy22uM821M0x3ZtTqwpgX/R6I2rCHVqNpUQlCwpUbnBci/ZeAainguXM3dUC3s+coCh2two+8vCgx0h/sLTJd5tzyI9VTNfDJ1gZMf1ZdSmuK1PvmLtGULyhNnBTMblJuQSywC8HM7ESzemuEQsbIbkxdAVZ0xEC+bGLcEH1Odc330s0YVaJo/G7w90j11mEU+0/S0sa7CvcNDFM4Ne89fmrivx2ltiImuguBGeQ5nbB88BZyTCKvrJapkW+u+6yEMiFQz1N0M0u/esaMeZNVZy0UusZVpZdnJ+0jItQv2Jjbi1SDJHFKwi7jXAk/jVS+haLDUWMeOF7K2SHlqHohRMXtROYGGIoi8I37KnznWxzzfZEV9DzR4y4tJ7MxP8xe9X/ziIcdepY2s7+EG3W5rnqBY=
X-OriginatorOrg: wdc.com
X-MS-Exchange-CrossTenant-Network-Message-Id: f5b98668-ec46-462e-e18d-08d7fd8b8e03
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 May 2020 13:33:32.2793
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: NftLPczDPqDR67R1/punPYitcXJv2+3SSsJqP5ilfGbPSBGFEu950yP3AhTlXxo8QudD1lhCOUS1lE2DjS93gg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR04MB4442
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

This patchset provides a new RISC-V Local Interrupt Controller Driver
for managing per-CPU local interrupts. The overall approach is inspired
from the way per-CPU local interrupts are handled by Linux ARM64 and
ARM GICv3 driver.

Few advantages of this new driver over previous one are:
1. All local interrupts are registered as per-CPU interrupts
2. The RISC-V timer driver can register timer interrupt handler
   using kernel irq subsystem without relying on arch/riscv to
   explicitly call it's interrupt handler
3. The KVM RISC-V can use this driver to implement interrupt
   handler for per-HART guest external interrupt defined by
   the RISC-V H-Extension
4. In future, we can develop drivers for devices with per-HART
   interrupts without changing arch code or this driver (example,
   CLINT timer driver for RISC-V M-mode kernel)

With this patchset, output of "cat /proc/interrupts" looks as follows:
           CPU0       CPU1       CPU2       CPU3       
  2:        379          0          0          0  SiFive PLIC  10  ttyS0
  3:        591          0          0          0  SiFive PLIC   8  virtio0
  5:       5079      10821       8435      12984  RISC-V INTC   5  riscv-timer
IPI0:      2045       2537        891        870  Rescheduling interrupts
IPI1:         9        269         91        168  Function call interrupts
IPI2:         0          0          0          0  CPU stop interrupts

The patchset is based up Linux-5.7-rc6 and can be found at riscv_intc_v5
branch of: https://github.com/avpatel/linux.git

This series is tested on:
 1. QEMU RV64 virt machine using Linux RISC-V S-mode
 2. QEMU RV32 virt machine using Linux RISC-V S-mode
 3. QEMU RV64 virt machine using Linux RISC-V M-mode (i.e. NoMMU)

Changes since v4:
 - Rebased to Linux-5.7-rc6 and multi-PLIC improvement patches
 - Added separate patch to force select RISCV_INTC for CONFIG_RISCV
 - Fixed the driver for Linux RISC-V NoMMU

Changes since v3:
 - Rebased to Linux-5.6-rc5 and Atish's PLIC patches
 - Added separate patch to rename and move plic_find_hart_id()
   to arch directory
 - Use riscv_of_parent_hartid() in riscv_intc_init() instead of
   atomic counter

Changes since v2:
 - Dropped PATCH2 since it was merged long-time back
 - Rebased series from Linux-4.19-rc2 to Linux-5.6-rc2

Changes since v1:
 - Removed changes related to puggable IPI triggering
 - Separate patch for self-contained IPI handling routine
 - Removed patch for GENERIC_IRQ kconfig options
 - Added patch to remove do_IRQ() function
 - Rebased upon Atish's SMP patches

Anup Patel (6):
  RISC-V: self-contained IPI handling routine
  RISC-V: Rename and move plic_find_hart_id() to arch directory
  irqchip: RISC-V per-HART local interrupt controller driver
  clocksource/drivers/timer-riscv: Use per-CPU timer interrupt
  RISC-V: Remove do_IRQ() function
  RISC-V: Force select RISCV_INTC for CONFIG_RISCV

 arch/riscv/Kconfig                     |   2 +
 arch/riscv/include/asm/irq.h           |   5 -
 arch/riscv/include/asm/processor.h     |   1 +
 arch/riscv/include/asm/smp.h           |   3 +
 arch/riscv/kernel/cpu.c                |  16 +++
 arch/riscv/kernel/entry.S              |   4 +-
 arch/riscv/kernel/irq.c                |  33 +-----
 arch/riscv/kernel/smp.c                |  11 +-
 arch/riscv/kernel/traps.c              |   2 -
 drivers/clocksource/timer-riscv.c      |  30 ++++-
 drivers/irqchip/Kconfig                |  13 +++
 drivers/irqchip/Makefile               |   1 +
 drivers/irqchip/irq-riscv-intc.c       | 150 +++++++++++++++++++++++++
 drivers/irqchip/irq-sifive-plic.c      |  52 +++++----
 include/linux/cpuhotplug.h             |   1 +
 include/linux/irqchip/irq-riscv-intc.h |  20 ++++
 16 files changed, 280 insertions(+), 64 deletions(-)
 create mode 100644 drivers/irqchip/irq-riscv-intc.c
 create mode 100644 include/linux/irqchip/irq-riscv-intc.h

-- 
2.25.1