Received: by 2002:a25:2c96:0:0:0:0:0 with SMTP id s144csp1510509ybs; Mon, 25 May 2020 18:44:36 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxAxpfdc0LAcRrcXpAM1pPLeTEG4WpXcYfQvqAPikHfz2hHHB7Om5jT27PtpARdwU4c6sT9 X-Received: by 2002:a17:906:5f98:: with SMTP id a24mr21433502eju.214.1590457476690; Mon, 25 May 2020 18:44:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1590457476; cv=none; d=google.com; s=arc-20160816; b=UWUlIllYbZfA4+DPcfyjIGbV7lyC+cuwaqNN+cp8tjsczqfMpW35oSi22cpnR9z1bL NlF3zjtScHC6oEBBWprRHQbSVCjaRVwjyLzH+vFrcRGhkVAQzB5pD79hm/eiLt08FU7k +xerQ9HgjZ0zBelqm9wbQ+RkXu+cjCFDlhpqbr4RrUwc4QCblEKpo/mMLOWUcczxehar zqaEaugQ9Ilu1xcNQCYq/maeFGq861dzt1ERj7DBQejSe+cQPz5860Xigo1IquqNxup1 5Y5Oeuy6MF1gwu43VpKLnl6nOvzsr6wRSYxUc+QQBHUcAXR2LkP1bV+fRTTZmpWKPN+S bp5A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=aI85YY5GVqahzMYVvL3UjJEbpdGfHHW6lqGwGJtfV/c=; b=jyoQyIqUO/prWuHLZSfX44BQRY2eSzql0a6kUAAOZnpCmdwTT2ibQMpgDSYBycrH1m 3LdHS8nOQez5CZtyDgz+SdoSZvytcxAZSOQF62X4F/QlRzGel2yk5Fs53JmkXAB1YmzG ECCHFOtseqC8CoQS6tQzT8oOd52V+gh9GDaGH03YXVq1kq6HJ2iHcFU7gDwwnJDwUnCc vgENP25rKZLMsoplnUd04RhOG/JGPd37Y0d26llOOTQWv5kfuq9nU5VJOpNGn1NtQWw+ cEl1iFTBwI1IRo6UIZP/tHWpNQzJ7J8MGbI9unmo4a3PT2mbJ4aZVo5JHMDCWGC1YeqX kGdw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=alibaba.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f3si10045403eds.389.2020.05.25.18.44.14; Mon, 25 May 2020 18:44:36 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=alibaba.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388464AbgEZBme (ORCPT + 99 others); Mon, 25 May 2020 21:42:34 -0400 Received: from out30-42.freemail.mail.aliyun.com ([115.124.30.42]:60706 "EHLO out30-42.freemail.mail.aliyun.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2388442AbgEZBmd (ORCPT ); Mon, 25 May 2020 21:42:33 -0400 X-Alimail-AntiSpam: AC=PASS;BC=-1|-1;BR=01201311R191e4;CH=green;DM=||false|;DS=||;FP=0|-1|-1|-1|0|-1|-1|-1;HT=e01e01419;MF=laijs@linux.alibaba.com;NM=1;PH=DS;RN=10;SR=0;TI=SMTPD_---0TzfxGFh_1590457350; Received: from localhost(mailfrom:laijs@linux.alibaba.com fp:SMTPD_---0TzfxGFh_1590457350) by smtp.aliyun-inc.com(127.0.0.1); Tue, 26 May 2020 09:42:31 +0800 From: Lai Jiangshan To: linux-kernel@vger.kernel.org Cc: Lai Jiangshan , Andy Lutomirski , Peter Zijlstra , Thomas Gleixner , x86@kernel.org, Ingo Molnar , Borislav Petkov , "H. Peter Anvin" , Alexandre Chartre Subject: [RFC PATCH V2 3/7] x86/hw_breakpoint: Prevent data breakpoints on per_cpu cpu_tss_rw Date: Tue, 26 May 2020 01:42:17 +0000 Message-Id: <20200526014221.2119-4-laijs@linux.alibaba.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20200526014221.2119-1-laijs@linux.alibaba.com> References: <20200525152517.GY325280@hirez.programming.kicks-ass.net> <20200526014221.2119-1-laijs@linux.alibaba.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org cpu_tss_rw is not directly referenced by hardware, but cpu_tss_rw is also used in CPU entry code, especially when #DB shifts its stacks. If a data breakpoint is on the cpu_tss_rw.x86_tss.ist[IST_INDEX_DB], it will cause recursive #DB (and then #DF soon for #DB is generated after the access, IST-shifting, is done). Cc: Andy Lutomirski Cc: Peter Zijlstra (Intel) Cc: Thomas Gleixner Cc: x86@kernel.org Signed-off-by: Lai Jiangshan --- arch/x86/kernel/hw_breakpoint.c | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/arch/x86/kernel/hw_breakpoint.c b/arch/x86/kernel/hw_breakpoint.c index f859095c1b6c..7d3966b9aa12 100644 --- a/arch/x86/kernel/hw_breakpoint.c +++ b/arch/x86/kernel/hw_breakpoint.c @@ -255,6 +255,19 @@ static inline bool within_cpu_entry(unsigned long addr, unsigned long end) if (within_area(addr, end, (unsigned long)get_cpu_gdt_rw(cpu), GDT_SIZE)) return true; + + /* + * cpu_tss_rw is not directly referenced by hardware, but + * cpu_tss_rw is also used in CPU entry code, especially + * when #DB shifts its stacks. If a data breakpoint is on + * the cpu_tss_rw.x86_tss.ist[IST_INDEX_DB], it will cause + * recursive #DB (and then #DF soon for #DB is generated + * after the access, IST-shifting, is done). + */ + if (within_area(addr, end, + (unsigned long)&per_cpu(cpu_tss_rw, cpu), + sizeof(struct tss_struct))) + return true; } return false; -- 2.20.1