Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
From:   Bharat Kumar Gogada <bharatku@xilinx.com>
To:     Rob Herring <robh@kernel.org>
CC:     "linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "lorenzo.pieralisi@arm.com" <lorenzo.pieralisi@arm.com>,
        "bhelgaas@google.com" <bhelgaas@google.com>,
        Ravikiran Gummaluri <rgummal@xilinx.com>
Subject: RE: [PATCH v7 1/2] PCI: xilinx-cpm: Add YAML schemas for Versal CPM
 Root Port
Thread-Topic: [PATCH v7 1/2] PCI: xilinx-cpm: Add YAML schemas for Versal CPM
 Root Port
Thread-Index: AQHWJGb/NJjMqJD1V0CRUShbSGSEjKixoPsAgAjDU4A=
Date:   Tue, 26 May 2020 12:50:04 +0000
Message-ID: <BYAPR02MB55594205C7B5C3AB415B5B0FA5B00@BYAPR02MB5559.namprd02.prod.outlook.com>
References: <1588852716-23132-1-git-send-email-bharat.kumar.gogada@xilinx.com>
 <1588852716-23132-2-git-send-email-bharat.kumar.gogada@xilinx.com>
 <20200520222040.GA693614@bogus>
In-Reply-To: <20200520222040.GA693614@bogus>
Accept-Language: en-US
Content-Language: en-US
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-MS-Exchange-CrossTenant-Network-Message-Id: 3a9f55ba-e419-4823-6473-08d801734fbe
X-MS-Exchange-CrossTenant-originalarrivaltime: 26 May 2020 12:50:04.1910
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 657af505-d5df-48d0-8300-c31994686c5c
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: 2Ywvb9gqhyfZg1LaxNixN+/3PEVso+jxVshA2cQBBCG7cbIl8mB1/+uphbUbOR0a0jVOSq2HjWk2g1l8r/irVw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BYAPR02MB4118
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

> Subject: Re: [PATCH v7 1/2] PCI: xilinx-cpm: Add YAML schemas for Versal
> CPM Root Port
>=20
> On Thu, May 07, 2020 at 05:28:35PM +0530, Bharat Kumar Gogada wrote:
> > Add YAML schemas documentation for Versal CPM Root Port driver.
> >
> > Signed-off-by: Bharat Kumar Gogada <bharat.kumar.gogada@xilinx.com>
> > ---
> >  .../devicetree/bindings/pci/xilinx-versal-cpm.yaml | 105
> > +++++++++++++++++++++
> >  1 file changed, 105 insertions(+)
> >  create mode 100644
> > Documentation/devicetree/bindings/pci/xilinx-versal-cpm.yaml
> >
> > diff --git
> > a/Documentation/devicetree/bindings/pci/xilinx-versal-cpm.yaml
> > b/Documentation/devicetree/bindings/pci/xilinx-versal-cpm.yaml
> > new file mode 100644
> > index 0000000..5fc5c3f
> > --- /dev/null
> > +++ b/Documentation/devicetree/bindings/pci/xilinx-versal-cpm.yaml
> > @@ -0,0 +1,105 @@
> > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2
> > +---
> > +$id: http://devicetree.org/schemas/pci/xilinx-versal-cpm.yaml#
> > +$schema: http://devicetree.org/meta-schemas/core.yaml#
> > +
> > +title: CPM Host Controller device tree for Xilinx Versal SoCs
> > +
> > +maintainers:
> > +  - Bharat Kumar Gogada <bharat.kumar.gogada@xilinx.com>
> > +
>=20
> allOf:
>   - $ref: /schemas/pci/pci-bus.yaml#
>=20
> > +properties:
> > +  compatible:
> > +    const: xlnx,versal-cpm-host-1.00
> > +
>=20
> > +  "#address-cells":
> > +    const: 3
> > +
> > +  "#size-cells":
> > +    const: 2
>=20
> Can drop.
>=20
> > +
> > +  reg:
> > +    items:
> > +      - description: Configuration space region and bridge registers.
> > +      - description: CPM system level control and status registers.
> > +
> > +  reg-names:
> > +    items:
> > +      - const: cfg
> > +      - const: cpm_slcr
> > +
> > +  interrupts:
> > +    maxItems: 1
> > +
> > +  msi-map:
> > +    description:
> > +      Maps a Requester ID to an MSI controller and associated MSI
> sideband data.
> > +
> > +  ranges:
> > +    maxItems: 2
> > +
> > +  "#interrupt-cells":
> > +    const: 1
> > +
>=20
> > +  interrupt-map-mask:
> > +    description: Standard PCI IRQ mapping properties.
> > +
> > +  interrupt-map:
> > +    description: Standard PCI IRQ mapping properties.
>=20
> Can drop these 2.
>=20
> > +
> > +  interrupt_controller:
>=20
> s/_/-/
>=20
> > +    description: Interrupt controller child node.
>=20
> type: object
>=20
> And then need to describe all the properties under it too.
Agreed, will describe properties under this child node.
>=20
> > +
> > +  bus-range:
> > +    description: Range of bus numbers associated with this controller.
>=20
> Can drop.
>=20
> > +
> > +required:
> > +  - compatible
> > +  - "#address-cells"
> > +  - "#size-cells"
> > +  - reg
> > +  - reg-names
> > +  - "#interrupt-cells"
> > +  - interrupts
> > +  - interrupt-parent
> > +  - interrupt-map
> > +  - interrupt-map-mask
> > +  - ranges
> > +  - bus-range
> > +  - msi-map
>=20
> interrupt-controller node not required?
Yes required, will add.
>=20
> You can drop all the standard properties required in pci-bus.yaml (it's i=
n
> dtschema repo).
Agreed, will drop.
>=20
> > +
> > +additionalProperties: false
>=20
> This will need to be 'unevaluatedProperties: false'
Thanks Rob, will fix these in next patch.
Regards,
Bharat
>=20
> > +
> > +examples:
> > +  - |
> > +
> > +    versal {
> > +               #address-cells =3D <2>;
> > +               #size-cells =3D <2>;
> > +               cpm_pcie: pci@fca10000 {
>=20
> pcie@...
>=20
> > +                       compatible =3D "xlnx,versal-cpm-host-1.00";
> > +                       #address-cells =3D <3>;
> > +                       #interrupt-cells =3D <1>;
> > +                       #size-cells =3D <2>;
> > +                       interrupts =3D <0 72 4>;
> > +                       interrupt-parent =3D <&gic>;
> > +                       interrupt-map-mask =3D <0 0 0 7>;
> > +                       interrupt-map =3D <0 0 0 1 &pcie_intc_0 0>,
> > +                                       <0 0 0 2 &pcie_intc_0 1>,
> > +                                       <0 0 0 3 &pcie_intc_0 2>,
> > +                                       <0 0 0 4 &pcie_intc_0 3>;
> > +                       bus-range =3D <0x00 0xff>;
> > +                       ranges =3D <0x02000000 0x0 0xe0000000 0x0 0xe00=
00000 0x0
> 0x10000000>,
> > +                                <0x43000000 0x80 0x00000000 0x80 0x000=
00000 0x0
> 0x80000000>;
> > +                       msi-map =3D <0x0 &its_gic 0x0 0x10000>;
> > +                       reg =3D <0x6 0x00000000 0x0 0x10000000>,
> > +                             <0x0 0xfca10000 0x0 0x1000>;
> > +                       reg-names =3D "cfg", "cpm_slcr";
> > +                       pcie_intc_0: interrupt_controller {
> > +                               #address-cells =3D <0>;
> > +                               #interrupt-cells =3D <1>;
> > +                               interrupt-controller ;
> > +                       };
> > +                };
> > +    };
> > --
> > 2.7.4
> >