Received: by 2002:a25:ef43:0:0:0:0:0 with SMTP id w3csp60444ybm; Wed, 27 May 2020 19:18:11 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyB8AkHgbyO7OgXGUgF/BL1Fyh/nihlnXrW43AGw7WUkLnSbMKc6yy30Y0DmyBB7kOL7Xjh X-Received: by 2002:a17:906:70c2:: with SMTP id g2mr1009941ejk.207.1590632291197; Wed, 27 May 2020 19:18:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1590632291; cv=none; d=google.com; s=arc-20160816; b=V2FAp1z3xvCcBMXKtAltVarqk4uFt4aOAkwfK+atdtEgbwS6GtUs6xxCsNsHphR9s6 kN4F4GdVhrp/Vom1j8h1bboFGXOK1lsbtz8tQJny9UttZF8Kgj7f2fnQ+PQbk2eNb4C/ LChvR/uWkMFGHui/1g4d/JePqIqHCwhPlsuGc+MZ/CIU0k9qPbUqVCws02mtXbxy5Y0B lz9CZtLHWex44qOgc8J15W9lkNG2hUOsEv7ludXsiFG0jnfnX92WO4eQgJWcUU8Wy7XC MWut7U9PrnJjCBTke8q7pjWDeF/OHGI+2Kcn+zVadIE6dmlcvP0Lci+fbgf2pMIXNEyc njdg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:ironport-sdr:ironport-sdr; bh=AFe/C496W8lxJRGv1gVbYvb0QjJ3COATiKT/CuJdMrQ=; b=H5Xahvp4VmX0CD04cxE/lm5GMeW3EM+cpGEY/ONvnUjtzbFOY68BP7i6h2rOo4jAsX i+4gvgglQZo+i/CUKyOEKKuFaekMAqVP5LgFPh2FeJ9htvznuXyEa8wP0y6IGYYMFEuT /lhmSyxKGGnphOAKm+F6sPmlmKPark8zfz/VmzmkbOrW+0EHkKuHagJu8P+wKHKd8rG+ k+XZ/+0iFKlsoTCGF0UnMPbezCeAvaOBGbeGvplsKIcWZ7sSfztQD02lBnOg2/1tMkQy q1NMfChuafTYbOG61/nQl3H1WR9bSooi7sGwdsGN+/y/dTm7dHWiK7+J0OZQrTT8vZ59 sjYQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f2si3252685ejr.645.2020.05.27.19.17.47; Wed, 27 May 2020 19:18:11 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726750AbgE1CPd (ORCPT + 99 others); Wed, 27 May 2020 22:15:33 -0400 Received: from mga06.intel.com ([134.134.136.31]:22236 "EHLO mga06.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725849AbgE1CPc (ORCPT ); Wed, 27 May 2020 22:15:32 -0400 IronPort-SDR: uchrLjJhGqkfY1psT2qsxRaS0/A9bwL5EfHY6aVSJQeeMO3P4wpVDQSbZHGASHQim7dzXuyB7X aNIZFWw35ZVQ== X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga001.fm.intel.com ([10.253.24.23]) by orsmga104.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 27 May 2020 19:15:31 -0700 IronPort-SDR: ZsxugPmsaGgauJHajFMQGUnZ6XilY3GjFeF91lsi/lhAwQe6yrP2U+awZ3oR0Yq9oqUgvuwlpf MliaLxRu/0YQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.73,443,1583222400"; d="scan'208";a="376218319" Received: from sjchrist-coffee.jf.intel.com ([10.54.74.152]) by fmsmga001.fm.intel.com with ESMTP; 27 May 2020 19:15:31 -0700 From: Sean Christopherson To: Paolo Bonzini Cc: kvm@vger.kernel.org, linux-kernel@vger.kernel.org, Sergio Perez Gonzalez , Adriana Cervantes Jimenez , Peter Xu , Sean Christopherson Subject: [PATCH] KVM: selftests: Ignore KVM 5-level paging support for VM_MODE_PXXV48_4K Date: Wed, 27 May 2020 19:15:30 -0700 Message-Id: <20200528021530.28091-1-sean.j.christopherson@intel.com> X-Mailer: git-send-email 2.26.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Explicitly set the VA width to 48 bits for the x86_64-only PXXV48_4K VM mode instead of asserting the guest VA width is 48 bits. The fact that KVM supports 5-level paging is irrelevant unless the selftests opt-in to 5-level paging by setting CR4.LA57 for the guest. The overzealous assert prevents running the selftests on a kernel with 5-level paging enabled. Incorporate LA57 into the assert instead of removing the assert entirely as a sanity check of KVM's CPUID output. Fixes: 567a9f1e9deb ("KVM: selftests: Introduce VM_MODE_PXXV48_4K") Reported-by: Sergio Perez Gonzalez Cc: Adriana Cervantes Jimenez Cc: Peter Xu Signed-off-by: Sean Christopherson --- tools/testing/selftests/kvm/lib/kvm_util.c | 11 +++++++++-- 1 file changed, 9 insertions(+), 2 deletions(-) diff --git a/tools/testing/selftests/kvm/lib/kvm_util.c b/tools/testing/selftests/kvm/lib/kvm_util.c index c9cede5c7d0de..74776ee228f2d 100644 --- a/tools/testing/selftests/kvm/lib/kvm_util.c +++ b/tools/testing/selftests/kvm/lib/kvm_util.c @@ -195,11 +195,18 @@ struct kvm_vm *_vm_create(enum vm_guest_mode mode, uint64_t phy_pages, int perm) case VM_MODE_PXXV48_4K: #ifdef __x86_64__ kvm_get_cpu_address_width(&vm->pa_bits, &vm->va_bits); - TEST_ASSERT(vm->va_bits == 48, "Linear address width " - "(%d bits) not supported", vm->va_bits); + /* + * Ignore KVM support for 5-level paging (vm->va_bits == 57), + * it doesn't take effect unless a CR4.LA57 is set, which it + * isn't for this VM_MODE. + */ + TEST_ASSERT(vm->va_bits == 48 || vm->va_bits == 57, + "Linear address width (%d bits) not supported", + vm->va_bits); pr_debug("Guest physical address width detected: %d\n", vm->pa_bits); vm->pgtable_levels = 4; + vm->va_bits = 48; #else TEST_FAIL("VM_MODE_PXXV48_4K not supported on non-x86 platforms"); #endif -- 2.26.0