Received: by 2002:a25:ef43:0:0:0:0:0 with SMTP id w3csp144163ybm; Wed, 27 May 2020 22:16:13 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyvTWPFs7vnoenraSyGwPpFXnILGNvL/cIYazyO+VWgJwhxD3J+IJtCy+FL72vy8JDFzS71 X-Received: by 2002:aa7:ca13:: with SMTP id y19mr1322761eds.30.1590642973020; Wed, 27 May 2020 22:16:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1590642973; cv=none; d=google.com; s=arc-20160816; b=el5I7U+l7RkVewqC1PcN2Z/Bod1iXIithQKpDMlBXNCeua1TSJ96m0cfN6/IZbeEcG wGwWEs1eqg26+IOo5FZONv1fiuUju2llaL0aSW4Gwi3s5yo13szavCaUxTmdgcaLpfOR fLTqMrAfhTFmfVfcq0Rx1fGC0XySONylcBf/ZDft3VWE52Xoi5hibYG6XuSCHI2NEP8L Cm2d6rUeFFEhlmP9OyeXlcQgCZ0wJ527/tEL8TnK2rlXMV6Tgic4pllzdHhys4AAzuDw x2l7kV6Ro0bWtmOhGkNvaM8AVOhs8cyAbncfF0UnnUbSEv4QGWhifBG+jmQzvbV4vuxB Sp6w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:ironport-sdr:ironport-sdr; bh=9kgdSH4Dpdk5j0pkB/kJKueplOAaEu1lxuQ3i3X27NE=; b=jHZLx1Qm5rtIu0ABsP5+VSuhJ4qUKompEmn2FwHFLq9FOsu+nHEdgI4D7bZBjOSWz5 K5QCgOqNN1TM1ggosjV+0Nk0BGGeEBMRejDHd3uZBuMcY2J4fh+bFXLIv8WQM02MXynr 0ZIjXJmpSna2OSV2X8em1GKZY/jF2sprqJmqQNaFxXvmAlCe6Q82pOUUkm+53aOPOoRV vKPxQrCiqvJxf4BztOoYm3bQTYj1IuA/asw+m/+30DcfdawbAGI2FZi4TUpLHfQ1j0xA /7SXUsZbYeqdlN0W7vDiEM+PGKkWZoZsbznHsVGfbVY90qPJIs1expSO/t0Ef9Lhe5EE RviQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id qq18si327688ejb.195.2020.05.27.22.15.50; Wed, 27 May 2020 22:16:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727963AbgE1FNr (ORCPT + 99 others); Thu, 28 May 2020 01:13:47 -0400 Received: from mga11.intel.com ([192.55.52.93]:53123 "EHLO mga11.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727944AbgE1FNn (ORCPT ); Thu, 28 May 2020 01:13:43 -0400 IronPort-SDR: s7kIB4b8lDSpyv78rpZzMeGa2fJiCGnrTwRRoxAfKTfPS2105okArxibjzpFoHer4yWC/iczMQ j33f/4cHTOsA== X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga003.jf.intel.com ([10.7.209.27]) by fmsmga102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 27 May 2020 22:13:43 -0700 IronPort-SDR: YhQovfW8BEf126dOmg2zZeRLCSK4ruN2mFnWRs1sKAYa87MlkwAYBnAvUi75c0wQqdsthB+s9N B6Xh8eeWrv+g== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.73,443,1583222400"; d="scan'208";a="267091920" Received: from sgsxdev004.isng.intel.com (HELO localhost) ([10.226.88.13]) by orsmga003.jf.intel.com with ESMTP; 27 May 2020 22:13:38 -0700 From: "Ramuthevar,Vadivel MuruganX" To: linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org, devicetree@vger.kernel.org, miquel.raynal@bootlin.com Cc: richard@nod.at, vigneshr@ti.com, arnd@arndb.de, brendanhiggins@google.com, tglx@linutronix.de, boris.brezillon@collabora.com, anders.roxell@linaro.org, masonccyang@mxic.com.tw, robh+dt@kernel.org, linux-mips@vger.kernel.org, hauke.mehrtens@intel.com, andriy.shevchenko@intel.com, qi-ming.wu@intel.com, cheol.yong.kim@intel.com, Ramuthevar Vadivel Murugan Subject: [PATCH v9 1/2] dt-bindings: mtd: Add Nand Flash Controller support for Intel LGM SoC Date: Thu, 28 May 2020 13:12:10 +0800 Message-Id: <20200528051211.3063-2-vadivel.muruganx.ramuthevar@linux.intel.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20200528051211.3063-1-vadivel.muruganx.ramuthevar@linux.intel.com> References: <20200528051211.3063-1-vadivel.muruganx.ramuthevar@linux.intel.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ramuthevar Vadivel Murugan Add YAML file for dt-bindings to support NAND Flash Controller on Intel's Lightning Mountain SoC. Signed-off-by: Ramuthevar Vadivel Murugan --- .../devicetree/bindings/mtd/intel,lgm-nand.yaml | 93 ++++++++++++++++++++++ 1 file changed, 93 insertions(+) create mode 100644 Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml diff --git a/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml b/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml new file mode 100644 index 000000000000..8672d03b4e6a --- /dev/null +++ b/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml @@ -0,0 +1,93 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mtd/intel,lgm-nand.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Intel LGM SoC NAND Controller Device Tree Bindings + +allOf: + - $ref: "nand-controller.yaml" + +maintainers: + - Ramuthevar Vadivel Murugan + +properties: + compatible: + const: intel,lgm-nand + + reg: + maxItems: 6 + + reg-names: + items: + - const: ebunand + - const: hsnand + - const: nand_cs0 + - const: nand_cs1 + - const: addr_sel0 + - const: addr_sel1 + + clocks: + maxItems: 1 + + dmas: + maxItems: 2 + + dma-names: + items: + - const: tx + - const: rx + +patternProperties: + "^nand@[a-f0-9]+$": + type: object + properties: + reg: + minimum: 0 + maximum: 7 + + nand-ecc-mode: true + + nand-ecc-algo: + const: hw + + additionalProperties: false + +required: + - compatible + - reg + - reg-names + - clocks + - dmas + - dma-names + +additionalProperties: false + +examples: + - | + nand-controller@e0f00000 { + compatible = "intel,lgm-nand"; + reg = <0xe0f00000 0x100>, + <0xe1000000 0x300>, + <0xe1400000 0x8000>, + <0xe1c00000 0x1000>, + <0x17400000 0x4>, + <0x17c00000 0x4>; + reg-names = "ebunand", "hsnand", "nand_cs0", "nand_cs1", + "addr_sel0", "addr_sel1"; + clocks = <&cgu0 125>; + dmas = <&dma0 8>, <&dma0 9>; + dma-names = "tx", "rx"; + #address-cells = <1>; + #size-cells = <0>; + + nand@0 { + reg = <0>; + nand-on-flash-bbt; + #address-cells = <1>; + #size-cells = <1>; + }; + }; + +... -- 2.11.0