Received: by 2002:a25:ef43:0:0:0:0:0 with SMTP id w3csp218764ybm; Thu, 28 May 2020 00:40:51 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzIK8HWF07LCCm7kJP4DC74yicwlbUMZbUE8PE9tQ/FUlLRpdfhZjlMc8z8rt8fqivj75ve X-Received: by 2002:a05:6402:1a21:: with SMTP id be1mr1669048edb.211.1590651650980; Thu, 28 May 2020 00:40:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1590651650; cv=none; d=google.com; s=arc-20160816; b=Bvgic5yztR/BouZ6xCzR8anV26ogrp7iBHagLZjQttIPoyCESNvU1skGvD0tzGC35J Nz61eWjuEWuLs8jqLggl6sTmCAXM3Kew1tTV4ukYgz8g9ACQyS0SEzmjv009FT3kSX6P qLlr7GgcGuFxSLYZUI3gmqgofr7DkEOyCf9OlcFWjfCfFMsyTq1KZtJEQmboP4Zm0CmQ EDseLp7nesW3D3LVRVu1TQMRCMZxqYr6i/IQKJ8nalLa6RB/yYTqvyxNO/Bz/knuA+nE 5pP+a9eWsTo8lem88eU2llgzxfyfXpNWWC6yg9tJqjcgiMBP9N4ozlU4OMjJuhClB8h9 XmFQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=DMNFywvkegKPVB8Tm2r9aBvf3Sa3DLCIqa5M8Rax6wE=; b=epDtVQdej5HerpqULqAk48wmaprLnhzoa7fwWD/90BkcJ/5aKyVV+JghzzRlqy2PuC oTQPaH/lBwXhGjM45IKsWtvk1KK7SpAhkRRf1OvILkbdC9TGeUcGC8Pwonkv6gGQGS5s f4AkJVdlN3+SS7IPDkJe4137yxBR8RkFb2RhQruePicSelMB7X4Z3XXIlQ5E9fqKDdNw k/XgAN7XM6crTW92mKzZd0HIB6N0mJ9nZr/6E70v56MU3V9vLzSfiCCfJKeUtm1lFQhH VKiFbnvb5R6byLmQRYDWNh6rknpyB06nRP0R6siXnlilydRR98KBKWoQB5o+2+0sB/62 0nxA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v23si3233912ejw.62.2020.05.28.00.40.28; Thu, 28 May 2020 00:40:50 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726904AbgE1Hih (ORCPT + 99 others); Thu, 28 May 2020 03:38:37 -0400 Received: from inva021.nxp.com ([92.121.34.21]:39412 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726860AbgE1Hie (ORCPT ); Thu, 28 May 2020 03:38:34 -0400 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id D4960200A25; Thu, 28 May 2020 09:38:31 +0200 (CEST) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 4C4DF200A1D; Thu, 28 May 2020 09:38:26 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id EBB1F402D3; Thu, 28 May 2020 15:38:18 +0800 (SGT) From: Anson Huang To: mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, shc_work@mail.ru, s.trumtrar@pengutronix.de, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Linux-imx@nxp.com Subject: [PATCH 9/9] dt-bindings: clock: Convert i.MX1 clock to json-schema Date: Thu, 28 May 2020 15:27:59 +0800 Message-Id: <1590650879-18288-10-git-send-email-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1590650879-18288-1-git-send-email-Anson.Huang@nxp.com> References: <1590650879-18288-1-git-send-email-Anson.Huang@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert the i.MX1 clock binding to DT schema format using json-schema. Signed-off-by: Anson Huang --- .../devicetree/bindings/clock/imx1-clock.txt | 26 ------------ .../devicetree/bindings/clock/imx1-clock.yaml | 49 ++++++++++++++++++++++ 2 files changed, 49 insertions(+), 26 deletions(-) delete mode 100644 Documentation/devicetree/bindings/clock/imx1-clock.txt create mode 100644 Documentation/devicetree/bindings/clock/imx1-clock.yaml diff --git a/Documentation/devicetree/bindings/clock/imx1-clock.txt b/Documentation/devicetree/bindings/clock/imx1-clock.txt deleted file mode 100644 index 9823baf..0000000 --- a/Documentation/devicetree/bindings/clock/imx1-clock.txt +++ /dev/null @@ -1,26 +0,0 @@ -* Clock bindings for Freescale i.MX1 CPUs - -Required properties: -- compatible: Should be "fsl,imx1-ccm". -- reg: Address and length of the register set. -- #clock-cells: Should be <1>. - -The clock consumer should specify the desired clock by having the clock -ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx1-clock.h -for the full list of i.MX1 clock IDs. - -Examples: - clks: ccm@21b000 { - #clock-cells = <1>; - compatible = "fsl,imx1-ccm"; - reg = <0x0021b000 0x1000>; - }; - - pwm: pwm@208000 { - #pwm-cells = <2>; - compatible = "fsl,imx1-pwm"; - reg = <0x00208000 0x1000>; - interrupts = <34>; - clocks = <&clks IMX1_CLK_DUMMY>, <&clks IMX1_CLK_PER1>; - clock-names = "ipg", "per"; - }; diff --git a/Documentation/devicetree/bindings/clock/imx1-clock.yaml b/Documentation/devicetree/bindings/clock/imx1-clock.yaml new file mode 100644 index 0000000..06a0ff9 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/imx1-clock.yaml @@ -0,0 +1,49 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/imx1-clock.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Clock bindings for Freescale i.MX1 CPUs + +maintainers: + - Alexander Shiyan + +description: | + The clock consumer should specify the desired clock by having the clock + ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx1-clock.h + for the full list of i.MX1 clock IDs. + +properties: + compatible: + const: fsl,imx1-ccm + + reg: + maxItems: 1 + + '#clock-cells': + const: 1 + +required: + - compatible + - reg + - '#clock-cells' + +examples: + - | + #include + + clock-controller@21b000 { + #clock-cells = <1>; + compatible = "fsl,imx1-ccm"; + reg = <0x0021b000 0x1000>; + }; + + pwm@208000 { + #pwm-cells = <2>; + compatible = "fsl,imx1-pwm"; + reg = <0x00208000 0x1000>; + interrupts = <34>; + clocks = <&clks IMX1_CLK_DUMMY>, <&clks IMX1_CLK_PER1>; + clock-names = "ipg", "per"; + }; -- 2.7.4