Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
From:   Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>
To:     "linux-snps-arc@lists.infradead.org" 
        <linux-snps-arc@lists.infradead.org>,
        Vineet Gupta <Vineet.Gupta1@synopsys.com>
CC:     "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "Alexey Brodkin" <Alexey.Brodkin@synopsys.com>,
        Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>
Subject: Re: [PATCH private 1/3] ARC: allow to overwrite default mcpu compiler
 flag
Thread-Topic: [PATCH private 1/3] ARC: allow to overwrite default mcpu
 compiler flag
Thread-Index: AQHWNbAtvWfDMoTb5Eu1W2a2wecORai+9ZDP
Date:   Fri, 29 May 2020 12:10:21 +0000
Message-ID: <CY4PR1201MB01368C541FED4F50C3ECF8DDDE8F0@CY4PR1201MB0136.namprd12.prod.outlook.com>
References: <20200529115534.22883-1-Eugeniy.Paltsev@synopsys.com>,<20200529115534.22883-3-Eugeniy.Paltsev@synopsys.com>
In-Reply-To: <20200529115534.22883-3-Eugeniy.Paltsev@synopsys.com>
Accept-Language: en-US
Content-Language: en-US
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-MS-Exchange-CrossTenant-Network-Message-Id: f3793a6e-1285-4917-4341-08d803c94309
X-MS-Exchange-CrossTenant-originalarrivaltime: 29 May 2020 12:10:21.9046
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: c33c9f88-1eb7-4099-9700-16013fd9e8aa
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: vBuz5g+coKSmOWZSqVzv51GgsnmYOyQknZ5yHpZsArOyeZ1Y0oc8rIBFYduyo0e1e8OYzfKHeugmMNM4pKlA3Q==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY4PR1201MB2469
X-OriginatorOrg: synopsys.com
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Oooops, this one is duplicate and should be dropped.=0A=
=0A=
---=0A=
 Eugeniy Paltsev=0A=
=0A=
=0A=
________________________________________=0A=
From: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>=0A=
Sent: Friday, May 29, 2020 14:55=0A=
To: linux-snps-arc@lists.infradead.org; Vineet Gupta=0A=
Cc: linux-kernel@vger.kernel.org; Alexey Brodkin; Eugeniy Paltsev=0A=
Subject: [PATCH private 1/3] ARC: allow to overwrite default mcpu compiler =
flag=0A=
=0A=
By default we set -mcpu=3Dxxx compiler flag depending on the CPU ISA=0A=
version. It's good starting point, however that may be not enough=0A=
as for some platforms we may want to use some specific 'mcpu'=0A=
options for better optimization or to workaround HW issues.=0A=
=0A=
We are going to use this option for HSDK-4xD board support.=0A=
In addition it also allows to awoid patching 'mcpu' in ARC Makefile=0A=
when we building Linux for some non-standard simulation or FPGA-based=0A=
platforms.=0A=
=0A=
Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>=0A=
---=0A=
 arch/arc/Kconfig  | 7 +++++++=0A=
 arch/arc/Makefile | 4 ++++=0A=
 2 files changed, 11 insertions(+)=0A=
=0A=
diff --git a/arch/arc/Kconfig b/arch/arc/Kconfig=0A=
index ff306246d0f8..e7805db10f7a 100644=0A=
--- a/arch/arc/Kconfig=0A=
+++ b/arch/arc/Kconfig=0A=
@@ -377,6 +377,13 @@ config ARC_HAS_SWAPE=0A=
        bool "Insn: SWAPE (endian-swap)"=0A=
        default y=0A=
=0A=
+config ARC_MCPU_OVERWRITE=0A=
+       string "Overwrite default -mcpu compiler flag"=0A=
+       default ""=0A=
+       help=0A=
+         Overwrite default -mcpu=3Dxxx compiler flag (which is set dependi=
ng on=0A=
+         the ISA version) with the specified value.=0A=
+=0A=
 if ISA_ARCV2=0A=
=0A=
 config ARC_USE_UNALIGNED_MEM_ACCESS=0A=
diff --git a/arch/arc/Makefile b/arch/arc/Makefile=0A=
index 20e9ab6cc521..1b37e44d9b57 100644=0A=
--- a/arch/arc/Makefile=0A=
+++ b/arch/arc/Makefile=0A=
@@ -10,8 +10,12 @@ CROSS_COMPILE :=3D $(call cc-cross-prefix, arc-linux- ar=
ceb-linux-)=0A=
 endif=0A=
=0A=
 cflags-y       +=3D -fno-common -pipe -fno-builtin -mmedium-calls -D__linu=
x__=0A=
+ifeq ($(CONFIG_ARC_MCPU_OVERWRITE),"")=0A=
 cflags-$(CONFIG_ISA_ARCOMPACT) +=3D -mA7=0A=
 cflags-$(CONFIG_ISA_ARCV2)     +=3D -mcpu=3Dhs38=0A=
+else=0A=
+cflags-y                       +=3D $(shell echo $(CONFIG_ARC_MCPU_OVERWRI=
TE))=0A=
+endif=0A=
=0A=
 ifdef CONFIG_ARC_CURR_IN_REG=0A=
 # For a global register defintion, make sure it gets passed to every file=
=0A=
--=0A=
2.21.3=0A=
=0A=