Received: by 2002:a25:683:0:0:0:0:0 with SMTP id 125csp1465103ybg; Tue, 2 Jun 2020 10:39:05 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzK0CuyVZsqfaoUgT5FWc0Kx3BS3rOrPaEaE+CYPve7F8VkfbYWo+RBLdAJWO+DtKtNbSUQ X-Received: by 2002:a17:906:842:: with SMTP id f2mr2220274ejd.547.1591119545214; Tue, 02 Jun 2020 10:39:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1591119545; cv=none; d=google.com; s=arc-20160816; b=QnXMshVsmpdM4WTNgGZFdUgmZtteh9Yiy52MdeTK/pLyxRXX9gXNgP1KkFAiZTU5pr Q7bulBsyp6JET9jO8/zJ6Y4o2wsqgymwTsYEHWKqx81h7Pev0jbYI/BI3qaPFrLbIt2b fuP17R6szne4ilqfYxwKxTsnliNlnv4tJ6bxLvYDEUdCIAs2wCJ7fFg1hKmuq51aaaa+ uHYosw7MTXn71mAdBOgYQz1Fgm2M54henMYLnSfrD76V+Ua+zSeim2ctIkdW47PNqdIU zybxcFuaT+OQXqCDO1/DlCgHvHDEh5O4hBi7CUn10b9rIg+GH9EiV6aONMKLk3OUE6eC d+dA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=Uce1GUg/yeAXqzZgy16vemL5SREKQhoWq++yzE0HX/k=; b=BYsitAAaUzjK9Nxrh/tJlU6/6MdYBQ/+52DtpPfIvsOnHaNsdiFzxw1ZpRRhcrgj7T bJUtNVDc217QXjl1sFyb5nxIb4JrWSEnU4oC59I3sl0oCrQ6x4X7xLvb26P1rKk1Luv0 DqWJVe03eVxLqufRybMsxRpRoI1xTEhlDVIqTNPpT/l+zLoynvngB7RUrbRtbFhvjr61 gfhiQdOnJPnd+7fpgxf3KcSlds6jGxaS0OwFUBVo/asDf585zSX8gfYupu0zj11jTX2Z O5K23KsXtftIvb4kRiLy+LigzhIBsYb6UX7UE+SVQXkw+Y0pdECmW5vMJOAuuHKO2A0t b0OQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=Xq2Hkgkt; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id se19si1004260ejb.71.2020.06.02.10.38.42; Tue, 02 Jun 2020 10:39:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=Xq2Hkgkt; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727977AbgFBRgV (ORCPT + 99 others); Tue, 2 Jun 2020 13:36:21 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59920 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726485AbgFBRgU (ORCPT ); Tue, 2 Jun 2020 13:36:20 -0400 Received: from mail-pg1-x542.google.com (mail-pg1-x542.google.com [IPv6:2607:f8b0:4864:20::542]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CE088C05BD1E for ; Tue, 2 Jun 2020 10:36:20 -0700 (PDT) Received: by mail-pg1-x542.google.com with SMTP id m1so5403146pgk.1 for ; Tue, 02 Jun 2020 10:36:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=Uce1GUg/yeAXqzZgy16vemL5SREKQhoWq++yzE0HX/k=; b=Xq2HkgktcbP09b447MRSywQnvS/ELe+9AihIJrcVVuSVUy55gNXjhQr7/8rqMwt0Vq Ur9ztyYu7A4/EYgrHVPyu77LTe1Zlfa05TswMKF3CwTmqiOYkbOliwwgbhrf0zFtsU0Q 95tbh/amSpR5VYzUaZi2b3cXSv4T/gO3azZvbx1uGQp8QzR2aDoQTDkDANhBeVPkU6Tq MlEglM6NM/UddT0W/FY5ai/n20C+g6KIWaJThwXeUOaq41/Vrc8nZhYPo2oEXRppjZVC 6NFNvfrVNyCScTlPkMmGyaVkwyrAUctbo3uRKpVlHnU1ZswKvoBnAqfOA3LgbqUv4ytq 58ow== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=Uce1GUg/yeAXqzZgy16vemL5SREKQhoWq++yzE0HX/k=; b=sYqh0zKByrP4Megi215qup09+sAokLdGa2Ot8VC/Sb6goYjHf/LOwgfYnq6IgKhfEE ZVxis+JhLgNfd2sS+j6mxxFLoZbAO5LOgnlGHbY0cVEGcSzRg5u0Vp+x66Wt2spm6nPP lI+CBVcv19FflrM8gOKUDo/+Nwj9Hjh3ouveF4dUrE1isBs8OYAmV0fxAAwtSOsQReVH GEgDHhqIYRKgRvyc5i2quCFLUfM1Zgq/kyDYGBanxadFnkYMh/ovrUJueUt690AUvQIx hmwHM3a6Ytd52Z45xE9cF+xcFJgow/VjiG6+dOZgg+lPBIWtC7H0GOs0bWLPpknQs1Xu 8TPQ== X-Gm-Message-State: AOAM533QznKuYEkBnRvi+IVk5hLBzhMDuid+QXDE1d4XKeFyhrU00PA3 8OGabqe0EWF6D7aKvA0pitI= X-Received: by 2002:aa7:80d0:: with SMTP id a16mr28203334pfn.188.1591119380338; Tue, 02 Jun 2020 10:36:20 -0700 (PDT) Received: from localhost.localdomain ([223.235.152.125]) by smtp.gmail.com with ESMTPSA id i22sm2864382pfo.92.2020.06.02.10.35.37 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Tue, 02 Jun 2020 10:36:19 -0700 (PDT) From: Amit Singh Tomar To: andre.przywara@arm.com, afaerber@suse.de, manivannan.sadhasivam@linaro.org, sboyd@kernel.org Cc: cristian.ciocaltea@gmail.com, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-actions@lists.infradead.org Subject: [PATCH v3 03/10] clk: actions: Add MMC clock-register reset bits Date: Tue, 2 Jun 2020 23:03:05 +0530 Message-Id: <1591119192-18538-4-git-send-email-amittomer25@gmail.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1591119192-18538-1-git-send-email-amittomer25@gmail.com> References: <1591119192-18538-1-git-send-email-amittomer25@gmail.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This commit adds reset bits needed for MMC clock registers present on Actions S700 SoC. Signed-off-by: Amit Singh Tomar --- Changes from v2: * No change. Changes from v1: * No change. Changes from RFC: * No change. --- drivers/clk/actions/owl-s700.c | 3 +++ 1 file changed, 3 insertions(+) diff --git a/drivers/clk/actions/owl-s700.c b/drivers/clk/actions/owl-s700.c index a2f34d13fb54..cd60eca7727d 100644 --- a/drivers/clk/actions/owl-s700.c +++ b/drivers/clk/actions/owl-s700.c @@ -577,6 +577,9 @@ static const struct owl_reset_map s700_resets[] = { [RESET_DSI] = { CMU_DEVRST0, BIT(2) }, [RESET_CSI] = { CMU_DEVRST0, BIT(13) }, [RESET_SI] = { CMU_DEVRST0, BIT(14) }, + [RESET_SD0] = { CMU_DEVRST0, BIT(22) }, + [RESET_SD1] = { CMU_DEVRST0, BIT(23) }, + [RESET_SD2] = { CMU_DEVRST0, BIT(24) }, [RESET_I2C0] = { CMU_DEVRST1, BIT(0) }, [RESET_I2C1] = { CMU_DEVRST1, BIT(1) }, [RESET_I2C2] = { CMU_DEVRST1, BIT(2) }, -- 2.7.4