Received: by 2002:a25:683:0:0:0:0:0 with SMTP id 125csp3801395ybg; Sun, 7 Jun 2020 11:02:23 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzQ7+/Owjjs3VhQOhN9ovGdCsM/LV/sr+hnKRhU6EuAm/DOvopSwMlHY/g4/QkhwI+F4W9r X-Received: by 2002:a17:906:fb19:: with SMTP id lz25mr18420658ejb.349.1591552943563; Sun, 07 Jun 2020 11:02:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1591552943; cv=none; d=google.com; s=arc-20160816; b=tuSr3d9Is0b68qTTdYYCF1WMLdLF07i0u0zacbUpK21ctYuDTo++UVTNClF0tEd1Om cWqhpsHTorkHAh1aZtz/ReEQ83ZK/Lqv5/YOU0SOesXilFkfj3/XB84C97lYQ3uBzLeH d4+ud3zgU2lEZRBigfa/bUrGVub8tjHB2HtzAD3mxqyz/a06YZXr99vd2WuxKREr4HNH Z27ex9/3o7NGeE5+GGQje3qBnH4mOgDw2KouOP9Nt+blQ+L6V2IevgdEe75nwJpUVxKL W7ECG5zX2dOhzMKRxGrq2sFEY3tfp/U1rvMb1CtXEf7/HD4cBvRbm9Rsy4p2hWo9Dg6I cmag== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=WhfaQyd9deyjT1ULirlarfbMDTGBsSrBpVeiHDv38nE=; b=GGD/FaIHyuTrMjthtE+eGhCK6c4h0YndEX6/6JAmkem0eKwrw/BZx8DjBAdqApH7IO vL3y3J4Z0S57A/tgnMEKASBS9oFtd+2zcsJYPTcjIQ57CON08ws4XZ0BfuOERaZSwp9l IMXOWjnBbH/QutSFNdJEOfNORSPKg6lG0xSzm/Kuy6pi8hkX1IbWR/zjyIYayreAiF1W 7FARxCgInHhNZjRiwP6ubcOPLX4me/9jTt0ZM2xwLT+cid1tgxM+s810Ydc5w41LtD8t cfuEF0fj044PbMiyeCX3Cf2WHDBLJj2BZkCJExVTd3/1fT2xHREcuaIOU5+kHuLZqqP6 2A4g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v14si7434954edr.110.2020.06.07.11.01.58; Sun, 07 Jun 2020 11:02:23 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726835AbgFGR5t (ORCPT + 99 others); Sun, 7 Jun 2020 13:57:49 -0400 Received: from relmlor2.renesas.com ([210.160.252.172]:50347 "EHLO relmlie6.idc.renesas.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726738AbgFGR5s (ORCPT ); Sun, 7 Jun 2020 13:57:48 -0400 X-IronPort-AV: E=Sophos;i="5.73,485,1583161200"; d="scan'208";a="48825340" Received: from unknown (HELO relmlir6.idc.renesas.com) ([10.200.68.152]) by relmlie6.idc.renesas.com with ESMTP; 08 Jun 2020 02:57:47 +0900 Received: from localhost.localdomain (unknown [10.226.36.204]) by relmlir6.idc.renesas.com (Postfix) with ESMTP id 5044740B4F51; Mon, 8 Jun 2020 02:57:45 +0900 (JST) From: Lad Prabhakar To: Geert Uytterhoeven , Magnus Damm , Rob Herring Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar , Lad Prabhakar Subject: [PATCH v2] ARM: dts: r8a7742-iwg21d-q7-dbcm-ca: Add device tree for camera DB Date: Sun, 7 Jun 2020 18:57:39 +0100 Message-Id: <1591552659-21314-1-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add support for the camera daughter board which is connected to iWave's RZ/G1H Qseven carrier board. Also enable ttySC[0135] and ethernet1 interfaces. Signed-off-by: Lad Prabhakar Reviewed-by: Marian-Cristian Rotariu Reviewed-by: Geert Uytterhoeven --- v1->v2 * Enabled support for RTS/CTS for SCIFB1 interface through gpio pins * Included Reviewed-by tag from Geert --- arch/arm/boot/dts/Makefile | 1 + arch/arm/boot/dts/r8a7742-iwg21d-q7-dbcm-ca.dts | 97 +++++++++++++++++++++++++ 2 files changed, 98 insertions(+) create mode 100644 arch/arm/boot/dts/r8a7742-iwg21d-q7-dbcm-ca.dts diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index ed3376c..118e35c 100644 --- a/arch/arm/boot/dts/Makefile +++ b/arch/arm/boot/dts/Makefile @@ -918,6 +918,7 @@ dtb-$(CONFIG_ARCH_RENESAS) += \ r8a73a4-ape6evm.dtb \ r8a7740-armadillo800eva.dtb \ r8a7742-iwg21d-q7.dtb \ + r8a7742-iwg21d-q7-dbcm-ca.dtb \ r8a7743-iwg20d-q7.dtb \ r8a7743-iwg20d-q7-dbcm-ca.dtb \ r8a7743-sk-rzg1m.dtb \ diff --git a/arch/arm/boot/dts/r8a7742-iwg21d-q7-dbcm-ca.dts b/arch/arm/boot/dts/r8a7742-iwg21d-q7-dbcm-ca.dts new file mode 100644 index 0000000..1479ced --- /dev/null +++ b/arch/arm/boot/dts/r8a7742-iwg21d-q7-dbcm-ca.dts @@ -0,0 +1,97 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Device Tree Source for the iWave-RZ/G1H Qseven board development + * platform with camera daughter board + * + * Copyright (C) 2020 Renesas Electronics Corp. + */ + +/dts-v1/; +#include "r8a7742-iwg21d-q7.dts" + +/ { + model = "iWave Systems RZ/G1H Qseven development platform with camera add-on"; + compatible = "iwave,g21d", "iwave,g21m", "renesas,r8a7742"; + + aliases { + serial0 = &scif0; + serial1 = &scif1; + serial3 = &scifb1; + serial5 = &hscif0; + ethernet1 = ðer; + }; +}; + +&avb { + /* Pins shared with VIN0, keep status disabled */ + status = "disabled"; +}; + +ðer { + pinctrl-0 = <ðer_pins>; + pinctrl-names = "default"; + + phy-handle = <&phy1>; + renesas,ether-link-active-low; + status = "okay"; + + phy1: ethernet-phy@1 { + reg = <1>; + micrel,led-mode = <1>; + }; +}; + +&hscif0 { + pinctrl-0 = <&hscif0_pins>; + pinctrl-names = "default"; + uart-has-rtscts; + status = "okay"; +}; + +&pfc { + ether_pins: ether { + groups = "eth_mdio", "eth_rmii"; + function = "eth"; + }; + + hscif0_pins: hscif0 { + groups = "hscif0_data", "hscif0_ctrl"; + function = "hscif0"; + }; + + scif0_pins: scif0 { + groups = "scif0_data"; + function = "scif0"; + }; + + scif1_pins: scif1 { + groups = "scif1_data"; + function = "scif1"; + }; + + scifb1_pins: scifb1 { + groups = "scifb1_data"; + function = "scifb1"; + }; +}; + +&scif0 { + pinctrl-0 = <&scif0_pins>; + pinctrl-names = "default"; + status = "okay"; +}; + +&scif1 { + pinctrl-0 = <&scif1_pins>; + pinctrl-names = "default"; + status = "okay"; +}; + +&scifb1 { + pinctrl-0 = <&scifb1_pins>; + pinctrl-names = "default"; + status = "okay"; + + rts-gpios = <&gpio4 21 GPIO_ACTIVE_LOW>; + cts-gpios = <&gpio4 17 GPIO_ACTIVE_LOW>; +}; -- 2.7.4