Received: by 2002:a25:683:0:0:0:0:0 with SMTP id 125csp103629ybg; Mon, 8 Jun 2020 17:40:49 -0700 (PDT) X-Google-Smtp-Source: ABdhPJx4IC+RdBKGbg/IIteUtDzsx//w8SOqpmphI1raSZw4ar1dzMtBpDwFEDFU5bqTtaklFhMF X-Received: by 2002:a05:6402:1c8b:: with SMTP id cy11mr23677391edb.122.1591663249117; Mon, 08 Jun 2020 17:40:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1591663249; cv=none; d=google.com; s=arc-20160816; b=AvT0lR27KK6n+mgDCh1MsZedC3PO43Rty3CfmZjK3DTjV9plXQ2XZ/ckCLGRd0AFna S5zrM6fqEUW59kRwH0nYOuUIC0SPnKUSovhavXDXNEw6c2aCNTY9wnrqYLiBlXchPp9I 38TlbWlllOOwF1xtv1TpGf/XRRfdrw4sXUe/0pc5HXDjRIBJPzjKYOoA7U1gY7h/alXq KE7YXQopkbVqNQ8EUbptgOeMwmjMyXeTi3eqBDIiSLNMcapnKL/1OmWLCars6S+atQPm 4/HpGFYyO0XVG1ziV35NqSj8L94yHyNR3BzDgC/QUHuxMSr+MKD+BWhYveMSURL6U459 kpog== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:ironport-sdr:ironport-sdr; bh=j3zZK9LW5eDjLqi8rUBxzT1VYjb+5VVYfEuPhocujQQ=; b=ztsbpGv5MEU6+B2Iu1e8DxjdcJ9BysdztM/aDGWrBp2LudVzilZUaz+sewVu9WUt4d d1E3295IbQ7qv+NItTiJnvs8bTTYUfxie5FwSMpKumBFa9vLD8SqHFFYJQM5jUOweTL+ hbzLz7WTNUYwIlH8UcMR9GQkHV43DSTzUIXY13gZk3R/F+Io4bROilI9RToYzbJ68D8a J2iJv2HIY3H22SHzCgG4D/SQzI9VGLfV7PuKVKKu8vDucpdwJuQNT/EqH4xM2TiiHvKc Rnz2EsDdsRm/CSKRU0Q8UodstzM/xkYIfrdnrljXeO99BaBDw3ITYCsdTv/JH1qGQg6K GaTg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id dp4si12074412ejc.258.2020.06.08.17.40.26; Mon, 08 Jun 2020 17:40:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729754AbgFIAic (ORCPT + 99 others); Mon, 8 Jun 2020 20:38:32 -0400 Received: from mga12.intel.com ([192.55.52.136]:64028 "EHLO mga12.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729217AbgFIAh6 (ORCPT ); Mon, 8 Jun 2020 20:37:58 -0400 IronPort-SDR: H1Hmc7MDwOZ2/hkuXqqvRN5Wmqh1tPw+Flcx/7GrdEUrXToCau0M1eWgGkx7VEyRZzal71oLfD xE4MtXMIUg6g== X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga005.fm.intel.com ([10.253.24.32]) by fmsmga106.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 08 Jun 2020 17:37:58 -0700 IronPort-SDR: p2oalkKzEMvdouJNti5J7BEPx5+c7jbkBE4nwQ9ipUiDR01a+CT8w1l0g7rz8F2ZaJhyJUfyMs 55AqaSuuyXzA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.73,489,1583222400"; d="scan'208";a="472894832" Received: from ranerica-svr.sc.intel.com ([172.25.110.23]) by fmsmga005.fm.intel.com with ESMTP; 08 Jun 2020 17:37:58 -0700 Date: Mon, 8 Jun 2020 17:38:12 -0700 From: Ricardo Neri To: Brendan Shanks Cc: linux-kernel@vger.kernel.org, tglx@linutronix.de, mingo@redhat.com, bp@alien8.de, hpa@zytor.com, x86@kernel.org, ebiederm@xmission.com, andi@notmuch.email, Babu.Moger@amd.com Subject: Re: [PATCH v3] x86/umip: Add emulation/spoofing for SLDT and STR instructions Message-ID: <20200609003812.GA26268@ranerica-svr.sc.intel.com> References: <20200608224424.7259-1-bshanks@codeweavers.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200608224424.7259-1-bshanks@codeweavers.com> User-Agent: Mutt/1.9.4 (2018-02-28) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Jun 08, 2020 at 03:44:24PM -0700, Brendan Shanks wrote: > Add emulation/spoofing of SLDT and STR for both 32- and 64-bit > processes. > > Wine users have found a small number of Windows apps using SLDT that > were crashing when run on UMIP-enabled systems. > > Reported-by: Andreas Rammhold > Originally-by: Ricardo Neri > Signed-off-by: Brendan Shanks > --- > > v3: Use (GDT_ENTRY_TSS * 8) for task register selector instead of > harcoding 0x40. > > arch/x86/kernel/umip.c | 32 +++++++++++++++++++++++--------- > 1 file changed, 23 insertions(+), 9 deletions(-) > > diff --git a/arch/x86/kernel/umip.c b/arch/x86/kernel/umip.c > index 8d5cbe1bbb3b..166c579b0273 100644 > --- a/arch/x86/kernel/umip.c > +++ b/arch/x86/kernel/umip.c > @@ -244,16 +244,35 @@ static int emulate_umip_insn(struct insn *insn, int umip_inst, > *data_size += UMIP_GDT_IDT_LIMIT_SIZE; > memcpy(data, &dummy_limit, UMIP_GDT_IDT_LIMIT_SIZE); > > - } else if (umip_inst == UMIP_INST_SMSW) { > - unsigned long dummy_value = CR0_STATE; > + } else if (umip_inst == UMIP_INST_SMSW || umip_inst == UMIP_INST_SLDT || > + umip_inst == UMIP_INST_STR) { > + unsigned long dummy_value; > + > + if (umip_inst == UMIP_INST_SMSW) > + dummy_value = CR0_STATE; > + else if (umip_inst == UMIP_INST_STR) > + dummy_value = GDT_ENTRY_TSS * 8; > + else if (umip_inst == UMIP_INST_SLDT) > + { This brace should go in the previous line. Also, if you use braces in the last part of the conditional you should probably use them in the previous ones. I guess in this case it woudln't improve readability. Instead, you can probably have a switch instead of the three ifs. That probably does improve readability and solves the dilemma of needing to put braces in all the one-line conditionals. BTW, you should also delete the comment at the top of the file saying that str and sldt will not be emulated: diff --git a/arch/x86/kernel/umip.c b/arch/x86/kernel/umip.c index 166c579b0273..0984a55eb8c0 100644 --- a/arch/x86/kernel/umip.c +++ b/arch/x86/kernel/umip.c @@ -45,9 +45,6 @@ * value that, lies close to the top of the kernel memory. The limit for the GDT * and the IDT are set to zero. * - * Given that SLDT and STR are not commonly used in programs that run on WineHQ - * or DOSEMU2, they are not emulated. - * * The instruction smsw is emulated to return the value that the register CR0 * has at boot time as set in the head_32. * Thanks and BR, Ricardo