Received: by 2002:a25:683:0:0:0:0:0 with SMTP id 125csp308329ybg; Tue, 9 Jun 2020 00:45:44 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzPipjNQhjMlZm1ceHfTr7kOJE5G2m+YIU0MzRjv2B0ZmEhiXZOuPVR5WkclZPNgQX6cPbJ X-Received: by 2002:a17:906:6888:: with SMTP id n8mr23644571ejr.159.1591688743963; Tue, 09 Jun 2020 00:45:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1591688743; cv=none; d=google.com; s=arc-20160816; b=GBeqkyQzZZzV5/KptXUbqvp9Nnuu5GtxC15cE5t4pmzxeIOXGOPl2ahRiuMH3p041T JDifZT4PYT6IoO7gfcP8+lClCmYcb6yUihiATtpotBnCLAIs10zKGCAktTH/DNOkJiMG Yta25Dks0Y5i3TFfMNkkf6VGPVz3XwDgZXxWkOlzGSJFFYSvPhMcfklXP2OmZZX5UWui iuvahc7DH9ig6iCA4HyoCz5oTfTj4IapaEu17HJbhW0Vq9JeGjI4C62zcE4Nq1v3T1Ou 2bs9QRtGMWwMGjDIKkjbVcl5uM6L2sGy7N/RuqASRpKYYH5bjLnyYtwxBtQyA7uHEb2Q wVLg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=4UucjcJgquVujqiPR0P/SsLczWQxH193fmJ2380pAQ0=; b=xUZxS7WDdlZZXlnYkh82MzWFAIteUxoiQFIEs0rWIzJuinnSUd8mMjWK1ek35+jlZ/ Lp/rCqwb0xx96z/BogxnlNx6aL9Iyp/J6PLuaTlwOwFs61cDvakWR76uwaIARkD3EnkO iYYiXfFUpmXZwYwdIut/YIavVyh5hsQPkqQt7OYlU3Vonvy+Sb/tZzKjAHID8M/X835r xtSrdebyumssrSJj0C13+I2/HAxLHbks5bZJxctCtlXPZVWwNLbQOSI4b7j6udL7WRui EIFENbe9NfqHxY0FzkuQ5O8OrjlTcQ90KagALrEra4wL5EUiu9ZozlWNJvb5yOqW9SqT L/wQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id j1si10179184edj.464.2020.06.09.00.45.09; Tue, 09 Jun 2020 00:45:43 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727068AbgFIHnR (ORCPT + 99 others); Tue, 9 Jun 2020 03:43:17 -0400 Received: from inva021.nxp.com ([92.121.34.21]:48366 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726404AbgFIHnO (ORCPT ); Tue, 9 Jun 2020 03:43:14 -0400 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id C2D97200189; Tue, 9 Jun 2020 09:43:11 +0200 (CEST) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id B65A1201036; Tue, 9 Jun 2020 09:43:01 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 660AF402F3; Tue, 9 Jun 2020 15:42:49 +0800 (SGT) From: Anson Huang To: linux@armlinux.org.uk, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, mturquette@baylibre.com, sboyd@kernel.org, oleksandr.suvorov@toradex.com, stefan.agner@toradex.com, arnd@arndb.de, abel.vesa@nxp.com, peng.fan@nxp.com, aisheng.dong@nxp.com, tglx@linutronix.de, allison@lohutok.net, gregkh@linuxfoundation.org, info@metux.net, leonard.crestez@nxp.com, fugang.duan@nxp.com, daniel.baluta@nxp.com, yuehaibing@huawei.com, sfr@canb.auug.org.au, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org Cc: Linux-imx@nxp.com Subject: [PATCH V2 0/9] Support building i.MX8 SoCs clock driver as module Date: Tue, 9 Jun 2020 15:32:04 +0800 Message-Id: <1591687933-19495-1-git-send-email-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.7.4 X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Nowdays, there are more and more requirements of building SoC specific drivers as modules, such as Android GKI (generic kernel image), this patch set supports building i.MX8 SoCs clock drivers as modules, including i.MX8MQ/MM/MN/MP/QXP, the common clock modules are: mxc-clk.ko for i.MX8MQ/MM/MN/MP, mxc-clk-scu.ko for i.MX8QXP and later SoCs with SCU inside, normally, each platform can ONLY insmod 1 common i.MX clock driver and its own SoC clock driver. Since i.MX common clk driver will support module build and no longer selected by default, so for i.MX ARMv7 platforms, need to manually select it to make build pass. Changes since V1: - Fix build error for x86_64-allyesconfig by adding dependency for MXC_CLK_SCU; - Move lpcg clock driver change to SCU patch, this is incorrect in V1. Anson Huang (9): clk: composite: Export clk_hw_register_composite() ARM: imx: Select MXC_CLK for ARCH_MXC clk: imx: Support building SCU clock driver as module clk: imx: Support building i.MX common clock driver as module clk: imx8mm: Support module build clk: imx8mn: Support module build clk: imx8mp: Support module build clk: imx8mq: Support module build clk: imx8qxp: Support module build arch/arm/mach-imx/Kconfig | 1 + drivers/clk/clk-composite.c | 1 + drivers/clk/imx/Kconfig | 22 +++++++++++++--------- drivers/clk/imx/Makefile | 30 +++++++----------------------- drivers/clk/imx/clk-composite-8m.c | 1 + drivers/clk/imx/clk-cpu.c | 1 + drivers/clk/imx/clk-frac-pll.c | 1 + drivers/clk/imx/clk-gate2.c | 1 + drivers/clk/imx/clk-imx8mm.c | 1 + drivers/clk/imx/clk-imx8mn.c | 1 + drivers/clk/imx/clk-imx8mp.c | 1 + drivers/clk/imx/clk-imx8mq.c | 1 + drivers/clk/imx/clk-imx8qxp-lpcg.c | 1 + drivers/clk/imx/clk-imx8qxp.c | 1 + drivers/clk/imx/clk-lpcg-scu.c | 1 + drivers/clk/imx/clk-pll14xx.c | 4 ++++ drivers/clk/imx/clk-scu.c | 5 +++++ drivers/clk/imx/clk-sscg-pll.c | 1 + drivers/clk/imx/clk.c | 28 ++++++++++++++++++++++------ 19 files changed, 65 insertions(+), 38 deletions(-) -- 2.7.4