Received: by 2002:a25:683:0:0:0:0:0 with SMTP id 125csp322859ybg; Tue, 9 Jun 2020 01:14:19 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxP3wTUymSS1iekNKIQheLa/2Yl7AhGg3QNTmEJniQT9eLOQ1gI2Ji8vZLD6HxHQiWbRTzP X-Received: by 2002:a17:907:4096:: with SMTP id nm6mr24512172ejb.4.1591690459244; Tue, 09 Jun 2020 01:14:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1591690459; cv=none; d=google.com; s=arc-20160816; b=koBFtskwv8GAu2hDBptZ4w3EcowkuoTt4Wg9VpSIliyB0upLSAcv/bYsteM/k2etQA +QlGz3nTgzNn7Y+pAgkId5ucE/VN2vWlhRmjJfRWftXcChrN85kFF3eJfsqzzQkTQIxa BMcnlXXxa4pchAmNQ081oqM9d5xo3Xg5ZUjg/ViWxg50X0ZQZygDH3QxLcWbVa16rFES b4bYJtAr5jYJrUqNg5fM+0dgYlL2BctUKpWh8otZtN2wsWirQ5YMX1DIyq9rF4IxMEmi rp+9EDcV9pcVbQ0MXoEPkIppLFXby7R8AnNhDOidy9ED5pA02eTnRojd+DdbFbJRqVz9 X0ew== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :ironport-sdr:dkim-signature; bh=5FJRbQ99aQc6DDgHQcjyVQ479kLF51Qnw9hoWBpTw/E=; b=mVi+Id3YfaBD3P+A3sRWlUuTLOEcDlkp4hEk35DmuasZZOLDKnm0oUYe7WlVZjXBwM xvl14l65wdQN7vc+VTLh6k+GZ6PoQwc/x0JBmNqGJOcyTRNnMKK1Ry+93/jC/UYykQIp N7O1e55xUpuWNsQXYPXyoqfE37HoBYyUmRXR7BZTZ8FXKpQKdEGytoSiQEBDBqi2yXtO NdPYOu5b48uT+8BMQRBfYCq/rHaG0iTkJq5QF4oFFIPZfkX3DNF1fFU4IvtcJEnOZi43 P+nhxlYwRZldEzEw2l8PqnmWtkhaVmIVSxtseSFqu3E9AbYzLUJN2gj1Kcd+Z4iy05BF deqg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b="pj/t/FlG"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id du12si7179064ejc.441.2020.06.09.01.13.56; Tue, 09 Jun 2020 01:14:19 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b="pj/t/FlG"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728207AbgFIII4 (ORCPT + 99 others); Tue, 9 Jun 2020 04:08:56 -0400 Received: from esa3.microchip.iphmx.com ([68.232.153.233]:35563 "EHLO esa3.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728146AbgFIIIi (ORCPT ); Tue, 9 Jun 2020 04:08:38 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1591690118; x=1623226118; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=CVX3KheKEZUyLSS073Y9Q703DmBTx+PPKOvv792Yx6Q=; b=pj/t/FlG4MINsruym3n3i+xFlmLam2o+fdA+Wej2Ce9XGi7LaD0qLtcf RM/8FClPj2cGxpZVPiuz9AuHnn9g9wdUHO1WWuKw0Es08b1VtPTmDZmTz OPYTtRqYOUURqUIMMVpcmHfv/N16XuLvke2n9DDTJNByn5BsxYXtN6vQ/ zXMQoYpH6OXCaVUUjVg1ywrCbhLM9j4s3W6z9YStG2hQYhzdoDkt/bwBp 9td4Gp9AsdRk1uXNHh3fItFFBf3H1WgfmYHgPedgQOgrUZLhOaPDhQTHC o/l5w+n59x1aTDZOIopRo3qrCifBcRzIpYD3Jv71BisUz16GHmdT93xUA Q==; IronPort-SDR: xnpxjOnPkOs999EkK6zJ9UllPwRvBrkLSbWE3RXdU0eiOAfXLEbxa1g0Xdu+z54Bjj4IZU7Pc4 MCgLQxd6FCpzDXIcOnaqOq9RoOE9xbr+GPOMQmIatWOwxpWrqd3rDhX8jki57HmNGTiFKOrobB PKeGA8lU3SjbM0hsYdSQOeBpip6JAKMaJYXmw/hUvRyoiZERrRcJiWtcdl5+CfWXtuXjTOains RdaM4pzIkygcrxEbgo1RvkZ2QbPmL+GmI5phLrn91y3rAAFT0Zy59FJIR13RqO4/fEsD0HccHS W3E= X-IronPort-AV: E=Sophos;i="5.73,491,1583218800"; d="scan'208";a="79412848" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa3.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 09 Jun 2020 01:08:35 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1847.3; Tue, 9 Jun 2020 01:08:31 -0700 Received: from soft-dev15.microsemi.net (10.10.115.15) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.1847.3 via Frontend Transport; Tue, 9 Jun 2020 01:08:29 -0700 From: Lars Povlsen To: Arnd Bergmann , Stephen Boyd , "Linus Walleij" CC: Lars Povlsen , Steen Hegelund , Microchip Linux Driver Support , Olof Johansson , "Michael Turquette" , , , , , , Alexandre Belloni Subject: [PATCH v2 07/10] dt-bindings: clock: sparx5: Add bindings include file Date: Tue, 9 Jun 2020 10:07:06 +0200 Message-ID: <20200609080709.9654-7-lars.povlsen@microchip.com> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20200609080709.9654-1-lars.povlsen@microchip.com> References: <20200608123024.5330-1-lars.povlsen@microchip.com> <20200609080709.9654-1-lars.povlsen@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Sparx5 support 9 different clock outputs. This include file has defines for each supported clock ordinal. Reviewed-by: Stephen Boyd Reviewed-by: Alexandre Belloni Signed-off-by: Lars Povlsen --- include/dt-bindings/clock/microchip,sparx5.h | 23 ++++++++++++++++++++ 1 file changed, 23 insertions(+) create mode 100644 include/dt-bindings/clock/microchip,sparx5.h diff --git a/include/dt-bindings/clock/microchip,sparx5.h b/include/dt-bindings/clock/microchip,sparx5.h new file mode 100644 index 0000000000000..4b04dabacec2c --- /dev/null +++ b/include/dt-bindings/clock/microchip,sparx5.h @@ -0,0 +1,23 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright (c) 2019 Microchip Inc. + * + * Author: Lars Povlsen + */ + +#ifndef _DT_BINDINGS_CLK_SPARX5_H +#define _DT_BINDINGS_CLK_SPARX5_H + +#define CLK_ID_CORE 0 +#define CLK_ID_DDR 1 +#define CLK_ID_CPU2 2 +#define CLK_ID_ARM2 3 +#define CLK_ID_AUX1 4 +#define CLK_ID_AUX2 5 +#define CLK_ID_AUX3 6 +#define CLK_ID_AUX4 7 +#define CLK_ID_SYNCE 8 + +#define N_CLOCKS 9 + +#endif -- 2.27.0