Received: by 2002:a25:683:0:0:0:0:0 with SMTP id 125csp336353ybg; Tue, 9 Jun 2020 01:41:59 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxWHecR1pOWOSbtw8CiUOcEGYzq4M6vjWlyYN/67hij90yh1/emTuHh/qaG7GmSodkmypve X-Received: by 2002:a05:6402:3c2:: with SMTP id t2mr25659385edw.361.1591692119273; Tue, 09 Jun 2020 01:41:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1591692119; cv=none; d=google.com; s=arc-20160816; b=Fe6OQXPHR5+M6VNsrlHiyHNocJZFhLJFaTwr6rXa1y0Zr4bErtYyQLf3GvnMkvdNnC QeVf/4abdtUojYolisFgjDb1cVQhvG8FR7udm8C4mRxlI2B0KBY+aSCqfbKrweIXi/K0 MNFujAZLzjM7m9bEKxSiAtOh6nW7XHCgPAqtFLhy8/1P/0rkYKWSaLaliGf9SRZg0J/q HRMNBjbWOtgErDb4NP1zUfH2TQNjToGP/dWlYtSOTgf6OS8EkJZpwUYFR11WZa6xrZHE PLPJQlF3U2sCDlyWQXJH1FDM0UBLWy0+NnUds7miWO6OyyhlFmRH6C+vTUgFQ9kb6iZp qm2g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=av2rcr4loO1jsByhGOOQNyPy0rDaihUdHSmS1tBYRsE=; b=kF2pcBtGidk9MAstebdRqB5Kkn396Hv1O427E4fejCP/DoMuH4EhiDnYge+/gd9jjy XSUfAu9S0sYCWKEldJDJ5F2phkvnhxDQWZR60I9e0yPNb7k3QKdSYD14F5ArzvFSITBH tV9aNb1aciOPcX69UuBEsUuoGsLiSgvw260K4x4yyhMyTaY3VyXUEhZTPdAdiLB+veVk ni9qOC6Z2T29f9cqkVr6T3Ppg+9q/zLOi7JiLm88aNGfgnWQLxTFOq9RUxBiV3p8zNoy QMsLdgExKUNCByJP1d7pA+EjK/33nFyeRrTS12dJjvvGuZ0qxnKEohXxOIknFiCdU7Jw jG4Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id ot10si6303902ejb.319.2020.06.09.01.41.36; Tue, 09 Jun 2020 01:41:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728174AbgFIIiD (ORCPT + 99 others); Tue, 9 Jun 2020 04:38:03 -0400 Received: from alexa-out-blr-01.qualcomm.com ([103.229.18.197]:5312 "EHLO alexa-out-blr-01.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726463AbgFIIiC (ORCPT ); Tue, 9 Jun 2020 04:38:02 -0400 Received: from ironmsg01-blr.qualcomm.com ([10.86.208.130]) by alexa-out-blr-01.qualcomm.com with ESMTP/TLS/AES256-SHA; 09 Jun 2020 14:07:58 +0530 Received: from c-ppvk-linux.qualcomm.com ([10.206.24.34]) by ironmsg01-blr.qualcomm.com with ESMTP; 09 Jun 2020 14:07:31 +0530 Received: by c-ppvk-linux.qualcomm.com (Postfix, from userid 2304101) id 4E1434F2E; Tue, 9 Jun 2020 14:07:30 +0530 (IST) From: Pradeep P V K To: bjorn.andersson@linaro.org, adrian.hunter@intel.com, robh+dt@kernel.org, ulf.hansson@linaro.org, vbadigan@codeaurora.org, sboyd@kernel.org, georgi.djakov@linaro.org, mka@chromium.org Cc: linux-mmc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-mmc-owner@vger.kernel.org, rnayak@codeaurora.org, sibis@codeaurora.org, matthias@chromium.org, Pradeep P V K Subject: [PATCH V4 2/2] dt-bindings: mmc: sdhci-msm: Add interconnect BW scaling strings Date: Tue, 9 Jun 2020 14:07:26 +0530 Message-Id: <1591691846-7578-3-git-send-email-ppvk@codeaurora.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1591691846-7578-1-git-send-email-ppvk@codeaurora.org> References: <1591691846-7578-1-git-send-email-ppvk@codeaurora.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add interconnect bandwidth scaling supported strings for qcom-sdhci controller. Signed-off-by: Pradeep P V K Acked-by: Rob Herring Reviewed-by: Bjorn Andersson --- Documentation/devicetree/bindings/mmc/sdhci-msm.txt | 18 ++++++++++++++++++ 1 file changed, 18 insertions(+) diff --git a/Documentation/devicetree/bindings/mmc/sdhci-msm.txt b/Documentation/devicetree/bindings/mmc/sdhci-msm.txt index b8e1d2b..3b602fd 100644 --- a/Documentation/devicetree/bindings/mmc/sdhci-msm.txt +++ b/Documentation/devicetree/bindings/mmc/sdhci-msm.txt @@ -54,6 +54,21 @@ Required properties: - qcom,dll-config: Chipset and Platform specific value. Use this field to specify the DLL_CONFIG register value as per Hardware Programming Guide. +Optional Properties: +* Following bus parameters are required for interconnect bandwidth scaling: +- interconnects: Pairs of phandles and interconnect provider specifier + to denote the edge source and destination ports of + the interconnect path. + +- interconnect-names: For sdhc, we have two main paths. + 1. Data path : sdhc to ddr + 2. Config path : cpu to sdhc + For Data interconnect path the name supposed to be + is "sdhc-ddr" and for config interconnect path it is + "cpu-sdhc". + Please refer to Documentation/devicetree/bindings/ + interconnect/ for more details. + Example: sdhc_1: sdhci@f9824900 { @@ -71,6 +86,9 @@ Example: clocks = <&gcc GCC_SDCC1_APPS_CLK>, <&gcc GCC_SDCC1_AHB_CLK>; clock-names = "core", "iface"; + interconnects = <&qnoc MASTER_SDCC_ID &qnoc SLAVE_DDR_ID>, + <&qnoc MASTER_CPU_ID &qnoc SLAVE_SDCC_ID>; + interconnect-names = "sdhc-ddr","cpu-sdhc"; qcom,dll-config = <0x000f642c>; qcom,ddr-config = <0x80040868>; -- 1.9.1