Received: by 2002:a25:683:0:0:0:0:0 with SMTP id 125csp760922ybg; Tue, 9 Jun 2020 12:07:27 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz2k8Yy9JXaIgg39oOoPO3CeQe2JJIJvgHCd6QOLRydev3PG3Xb3NCP2CIu3vnwA1DPER70 X-Received: by 2002:a17:906:a385:: with SMTP id k5mr27970421ejz.44.1591729647653; Tue, 09 Jun 2020 12:07:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1591729647; cv=none; d=google.com; s=arc-20160816; b=sCmkrfMuL1LoIklauy1acQ/3r9PkJckYfh62QM6LdMgvp2DRtrJEojcORaPsk8AfVk f7Ua7nOT7ZK20WB6Po7WsrCXmfeyJf/QMoiRGeWw1BEaa67o2i0Vbn1lALDwpV6LRI3f RqkM4UZ2Nr7AxO3aEl7ROsgbZtGegnrBuvYCDzXI8+JU/x+d6z7cpk6MDEWiBMsEq2is lt2GVfbQK7sRrgC+Glbaw5OCFPY2mjL0x3pOGcyiVvE3WkqKBIwtnF3ddkNY6s3ruHO8 hWH8K5ypPD/HwEiiyy7Gs0U9kRv8YLUsBaCprbK5RYuF9CRWw3R68I9427h0UUisfVpZ rA2Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:in-reply-to:content-transfer-encoding :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=Rk2oDZPnfwMXUWPErdEgPnP2nnFU5znUIkJLh8odeKY=; b=ATNRNDNbi9ZKSJyafmclp3KMzJRz0YBmKC+bIR1dBLEZbi0Zfq9XRBocJI6Tb+JSVY aBVoIlSi0mj6VA6lq/sw2ObzZfqxmsPtNCQvfNA7I54U+MWaCk/2T1cbxLWvf1F5qxuF zKYblW7FhZQEZPIRZw6iefTVDHKHsfxOfh7U/puL2I+WYmao6EiYJloCBqE/MlEogz5n azPey7JSfsQTLIZQ3MNnaIzvuqEXDncFPAOgqVb/62RirctQkwzt2mShEtrH2IUmlpEH qhRA4Qd1s1WzXm9sxmTafyM5VlrVQ6DfkfHfUX1FLAsorJZLvhX+dfYbdH6XPijxW5B1 xr0w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TrSlB8pY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id e13si5606223edv.111.2020.06.09.12.07.03; Tue, 09 Jun 2020 12:07:27 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TrSlB8pY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729604AbgFIPTt (ORCPT + 99 others); Tue, 9 Jun 2020 11:19:49 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46372 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729593AbgFIPTq (ORCPT ); Tue, 9 Jun 2020 11:19:46 -0400 Received: from mail-wr1-x441.google.com (mail-wr1-x441.google.com [IPv6:2a00:1450:4864:20::441]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A86ADC05BD1E for ; Tue, 9 Jun 2020 08:19:45 -0700 (PDT) Received: by mail-wr1-x441.google.com with SMTP id j10so21763203wrw.8 for ; Tue, 09 Jun 2020 08:19:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:content-transfer-encoding:in-reply-to; bh=Rk2oDZPnfwMXUWPErdEgPnP2nnFU5znUIkJLh8odeKY=; b=TrSlB8pYYj3hLyZLYGz8CnGfrshe0S63alFmjMac7FlNzG2WrvJcCnPzJ8Y3oz/zHu grMZ5fATJYLfW21vf4pqIUOAPjq+r3Et4vCnkaPwST2LbT2KEoI9waM0A52GPC6YdUT3 Wc8cUHOlxEpq9fSHi+NmPiY88KUNz40lvfstxa+lVwypcEQcKWkK1lidFi9i4AvNKYnx vJyRjAGpSN4P2TaQTOE5rxOe+rMbWd3rvknENlTFtY9iDv9LR2IXfrDmM0YiCIhZ5Dtc /f++AJlEm+hW9u6LzmlFxwyrCxmT2YbHV9t0fJaWdoOmplWYM0XKAZtxSVfkybGK8Xrc MoRw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:content-transfer-encoding :in-reply-to; bh=Rk2oDZPnfwMXUWPErdEgPnP2nnFU5znUIkJLh8odeKY=; b=jVACd9//uIN6scd8BlYNQl72gJYZvXk/q8AXV7MQWPz6be8zzV01OD6buvZndkEb1l jCmeeSPu6yw/vYtiRUOj+bj0p19LVHThiaYtFgMNj67RnaUtCpVDsK+snp+b5tTY8OYa FAMoymgqc9ecXmfWOD7kpQQAJXgEwprTSmDxOyr4WJm+1QUXdWf2vTgqf69Sr/+1XcDk 60f6wQxkdQbAW3c7o4k7cNLHMgfaZfOIEAfcA0QKpdZAo7Brj8x8cLdyyz2awEy1MP2h m4RsnSadV5/CMLpCvS7iRIgfoKqItKPnXqqq4oqBtNdoW3EgkTidyO3AnXBMZoaP1qIw 5jXg== X-Gm-Message-State: AOAM532z0V5lj3TH+m1QxN5bM6qpnRMzM4WageLr0OPoT/dVW2eM40tc r8goYiQHnJjI2Y9JuW29GHs9fA== X-Received: by 2002:adf:f4c6:: with SMTP id h6mr5221915wrp.398.1591715984320; Tue, 09 Jun 2020 08:19:44 -0700 (PDT) Received: from dell ([2.27.167.101]) by smtp.gmail.com with ESMTPSA id h5sm3800319wrw.85.2020.06.09.08.19.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Jun 2020 08:19:43 -0700 (PDT) Date: Tue, 9 Jun 2020 16:19:41 +0100 From: Lee Jones To: Michael Walle Cc: Andy Shevchenko , Ranjani Sridharan , david.m.ertman@intel.com, shiraz.saleem@intel.com, Rob Herring , Mark Brown , "open list:GPIO SUBSYSTEM" , devicetree , Linux Kernel Mailing List , linux-hwmon@vger.kernel.org, linux-pwm@vger.kernel.org, linux-watchdog@vger.kernel.org, linux-arm Mailing List , Linus Walleij , Bartosz Golaszewski , Jean Delvare , Guenter Roeck , Thierry Reding , Uwe =?iso-8859-1?Q?Kleine-K=F6nig?= , Wim Van Sebroeck , Shawn Guo , Li Yang , Thomas Gleixner , Jason Cooper , Marc Zyngier , Greg Kroah-Hartman , Andy Shevchenko Subject: Re: [PATCH v4 02/11] mfd: Add support for Kontron sl28cpld management controller Message-ID: <20200609151941.GM4106@dell> References: <20200606114645.GB2055@sirena.org.uk> <20200608082827.GB3567@dell> <7d7feb374cbf5a587dc1ce65fc3ad672@walle.cc> <20200608185651.GD4106@dell> <32231f26f7028d62aeda8fdb3364faf1@walle.cc> <20200609064735.GH4106@dell> <32287ac0488f7cbd5a7d1259c284e554@walle.cc> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <32287ac0488f7cbd5a7d1259c284e554@walle.cc> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, 09 Jun 2020, Michael Walle wrote: > Am 2020-06-09 08:47, schrieb Lee Jones: > > On Mon, 08 Jun 2020, Michael Walle wrote: > > > > > Am 2020-06-08 20:56, schrieb Lee Jones: > > > > On Mon, 08 Jun 2020, Michael Walle wrote: > > > > > > > > > Am 2020-06-08 12:02, schrieb Andy Shevchenko: > > > > > > +Cc: some Intel people WRT our internal discussion about similar > > > > > > problem and solutions. > > > > > > > > > > > > On Mon, Jun 8, 2020 at 11:30 AM Lee Jones wrote: > > > > > > > On Sat, 06 Jun 2020, Michael Walle wrote: > > > > > > > > Am 2020-06-06 13:46, schrieb Mark Brown: > > > > > > > > > On Fri, Jun 05, 2020 at 10:07:36PM +0200, Michael Walle wrote: > > > > > > > > > > Am 2020-06-05 12:50, schrieb Mark Brown: > > > > > > > > > > > > ... > > > > > > > > > > > > > Right. I'm suggesting a means to extrapolate complex shared and > > > > > > > sometimes intertwined batches of register sets to be consumed by > > > > > > > multiple (sub-)devices spanning different subsystems. > > > > > > > > > > > > > > Actually scrap that. The most common case I see is a single Regmap > > > > > > > covering all child-devices. > > > > > > > > > > > > Yes, because often we need a synchronization across the entire address > > > > > > space of the (parent) device in question. > > > > > > > > > > > > > It would be great if there was a way in > > > > > > > which we could make an assumption that the entire register address > > > > > > > space for a 'tagged' (MFD) device is to be shared (via Regmap) between > > > > > > > each of the devices described by its child-nodes. Probably by picking > > > > > > > up on the 'simple-mfd' compatible string in the first instance. > > > > > > > > > > > > > > Rob, is the above something you would contemplate? > > > > > > > > > > > > > > Michael, do your register addresses overlap i.e. are they intermingled > > > > > > > with one another? Do multiple child devices need access to the same > > > > > > > registers i.e. are they shared? > > > > > > > > > > No they don't overlap, expect for maybe the version register, which is > > > > > just there once and not per function block. > > > > > > > > Then what's stopping you having each device Regmap their own space? > > > > > > Because its just one I2C device, AFAIK thats not possible, right? > > > > Not sure what (if any) the restrictions are. > > You can only have one device per I2C address. Therefore, I need one device > which is enumerated by the I2C bus, which then enumerates its sub-devices. > I thought this was one of the use cases for MFD. (Regardless of how a > sub-device access its registers). So even in the "simple-regmap" case this > would need to be an i2c device. > > E.g. > > &i2cbus { > mfd-device@10 { > compatible = "simple-regmap", "simple-mfd"; > reg = <10>; > regmap,reg-bits = <8>; > regmap,val-bits = <8>; > sub-device@0 { > compatible = "vendor,sub-device0"; > reg = <0>; > }; > ... > }; > > Or if you just want the regmap: > > &soc { > regmap: regmap@fff0000 { > compatible = "simple-regmap"; > reg = <0xfff0000>; > regmap,reg-bits = <16>; > regmap,val-bits = <32>; > }; > > enet-which-needs-syscon-too@1000000 { > vendor,ctrl-regmap = <®map>; > }; > }; > > Similar to the current syscon (which is MMIO only..). We do not need a 'simple-regmap' solution for your use-case. Since your device's registers are segregated, just split up the register map and allocate each sub-device with it's own slice. > > I can't think of any reasons why not, off the top of my head. > > > > Does Regmap only deal with shared accesses from multiple devices > > accessing a single register map, or can it also handle multiple > > devices communicating over a single I2C channel? > > > > One for Mark perhaps. -- Lee Jones [李琼斯] Senior Technical Lead - Developer Services Linaro.org │ Open source software for Arm SoCs Follow Linaro: Facebook | Twitter | Blog