Received: by 2002:a25:683:0:0:0:0:0 with SMTP id 125csp609938ybg; Wed, 10 Jun 2020 09:03:00 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzUE1yZA6LVUEY63mWFNpzzjCGKNHXow3gOJAT5j8Q1ViKYNfX2otMuVe9qVAO8Ti61NzfW X-Received: by 2002:aa7:d0c5:: with SMTP id u5mr3032033edo.51.1591804980278; Wed, 10 Jun 2020 09:03:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1591804980; cv=none; d=google.com; s=arc-20160816; b=llSIe+MypbwXbhI2pR4RrnMhRP28DOiOz9mBo4TkGkdFHM6T/+46j6h5jqFojBkawc bdXFznzqVKKE3PSSvBI6Ix/RRY6eBIGiuQ3Qq7iVvAfMW1o0jtc4n9p4+vWt+CNPT8rl yJlc06kxi4eMtWsyvf8EcT6A32WG8JptmVjzJIpJDYa+l/c9JSKZ9lgiR/Npt80eaLtK ZJSMfyBr9Jly7TZUxUxAbv/bIiXcbvLoYs1Yr0xob2vXz32bL76HIBvX5aY2sV2CH5OM z7pgtztQ5p3JtoDtxxWBXehMxs8fShFzfUoAw0fGIwSdvylBm7Q8qEUJkoauNB9Eqjk8 P86w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:user-agent:references :in-reply-to:subject:cc:to:from:date:content-transfer-encoding :mime-version:dkim-signature; bh=VfMKGLj+vx5VOWBlp2hmF4Yol9TNkN4v5mcgbvqDU0Q=; b=OrgjBsp49inPyeoeMDGsMFLoZWlXjEFt/ImUvqQZUpL/tOuXbfWG47soP7p6qwIvtu OFu0RfKLdFBC3XPUvKdr+kEME8mejuGXkTUmbTUQxWQdjPsWrS9tTdiocbX8FW6T0PSn 16CM+/+uh+cQ/8GLGCCt/1MfrIlzXNOtF/NaAQZBDrtoz6C18+SyBPfap6up+Nwb46oQ pg0oR+fhXbCg9qqWQ59Hm8iSQK0iCEM2vpL+miKjeuAn6Zg3L3Wj9Xp/xZiI4ZmAECn/ qQaWSyRHjYmmbo7OgNOPv3zIe3htAvJ1SJY3AJPhPOKzdW6UbGH6hTkYI/RiF2C7Fp4b k2OQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=dSd2ibiL; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g18si248078ejp.594.2020.06.10.09.02.34; Wed, 10 Jun 2020 09:03:00 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=dSd2ibiL; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727792AbgFJJfX (ORCPT + 99 others); Wed, 10 Jun 2020 05:35:23 -0400 Received: from mail.kernel.org ([198.145.29.99]:46438 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727007AbgFJJfX (ORCPT ); Wed, 10 Jun 2020 05:35:23 -0400 Received: from disco-boy.misterjones.org (disco-boy.misterjones.org [51.254.78.96]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 09F1D204EC; Wed, 10 Jun 2020 09:35:22 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1591781722; bh=shHPBdfvjaI3EtJEb11KzerLLdcslgIsNxCBWh5ZjTk=; h=Date:From:To:Cc:Subject:In-Reply-To:References:From; b=dSd2ibiL2vMc86UmO2AWfVqGqe4bzDItFjD7ASUjGKhEH1viqqOEllRu28FRJgL4Z AzRb1KJdtipjF98or7O09ES6CB/h1kqJU30EIa74mjabfcs7o37qmbIIYGMI5rbwwD jPUTRVpThKrmEHixtenNWxrvZmNr4D7Qdmb/9fDY= Received: from disco-boy.misterjones.org ([51.254.78.96] helo=www.loen.fr) by disco-boy.misterjones.org with esmtpsa (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.92) (envelope-from ) id 1jix8i-001jn4-H9; Wed, 10 Jun 2020 10:35:20 +0100 MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII; format=flowed Content-Transfer-Encoding: 7bit Date: Wed, 10 Jun 2020 10:35:20 +0100 From: Marc Zyngier To: Daniel Palmer Cc: k@japko.eu, tim.bird@sony.com, devicetree@vger.kernel.org, Daniel Palmer , Rob Herring , Russell King , Sam Ravnborg , Linus Walleij , Heiko Stuebner , Maxime Ripard , Lubomir Rintel , Stephan Gerhold , Mark Brown , allen , Mauro Carvalho Chehab , "David S. Miller" , Greg Kroah-Hartman , Jonathan Corbet , Arnd Bergmann , Andrew Morton , Doug Anderson , Benjamin Gaignard , Gregory Fong , Bartosz Golaszewski , Masahiro Yamada , Nick Desaulniers , Will Deacon , Nathan Huckleberry , Nathan Chancellor , Ard Biesheuvel , =?UTF-8?Q?Andreas_F=C3=A4rber?= , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v2 3/5] ARM: mstar: Add infinity/mercury series dtsi In-Reply-To: <20200610090421.3428945-4-daniel@0x0f.com> References: <20191014061617.10296-2-daniel@0x0f.com> <20200610090421.3428945-4-daniel@0x0f.com> User-Agent: Roundcube Webmail/1.4.4 Message-ID: <35ec0a2bf066509aa1b4b11d3eac2657@kernel.org> X-Sender: maz@kernel.org X-SA-Exim-Connect-IP: 51.254.78.96 X-SA-Exim-Rcpt-To: daniel@0x0f.com, k@japko.eu, tim.bird@sony.com, devicetree@vger.kernel.org, daniel@thingy.jp, robh+dt@kernel.org, linux@armlinux.org.uk, sam@ravnborg.org, linus.walleij@linaro.org, heiko.stuebner@theobroma-systems.com, mripard@kernel.org, lkundrak@v3.sk, stephan@gerhold.net, broonie@kernel.org, allen.chen@ite.com.tw, mchehab+huawei@kernel.org, davem@davemloft.net, gregkh@linuxfoundation.org, corbet@lwn.net, arnd@arndb.de, akpm@linux-foundation.org, armlinux@m.disordat.com, benjamin.gaignard@linaro.org, gregory.0xf0@gmail.com, bgolaszewski@baylibre.com, yamada.masahiro@socionext.com, ndesaulniers@google.com, will@kernel.org, nhuck15@gmail.com, natechancellor@gmail.com, ardb@kernel.org, afaerber@suse.de, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org X-SA-Exim-Mail-From: maz@kernel.org X-SA-Exim-Scanned: No (on disco-boy.misterjones.org); SAEximRunCond expanded to false Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Daniel, On 2020-06-10 10:04, Daniel Palmer wrote: > Adds initial dtsi for the base MStar ARMv7 SoCs, family dtsis for > infinity > and mercury families, and then some chip level dtsis for chips in those > families. > > Signed-off-by: Daniel Palmer > --- > MAINTAINERS | 3 + > arch/arm/boot/dts/infinity-msc313.dtsi | 14 +++++ > arch/arm/boot/dts/infinity.dtsi | 10 ++++ > arch/arm/boot/dts/infinity3-msc313e.dtsi | 14 +++++ > arch/arm/boot/dts/infinity3.dtsi | 10 ++++ > arch/arm/boot/dts/mercury5-ssc8336n.dtsi | 14 +++++ > arch/arm/boot/dts/mercury5.dtsi | 10 ++++ > arch/arm/boot/dts/mstar-v7.dtsi | 71 ++++++++++++++++++++++++ > 8 files changed, 146 insertions(+) > create mode 100644 arch/arm/boot/dts/infinity-msc313.dtsi > create mode 100644 arch/arm/boot/dts/infinity.dtsi > create mode 100644 arch/arm/boot/dts/infinity3-msc313e.dtsi > create mode 100644 arch/arm/boot/dts/infinity3.dtsi > create mode 100644 arch/arm/boot/dts/mercury5-ssc8336n.dtsi > create mode 100644 arch/arm/boot/dts/mercury5.dtsi > create mode 100644 arch/arm/boot/dts/mstar-v7.dtsi [...] > diff --git a/arch/arm/boot/dts/mstar-v7.dtsi > b/arch/arm/boot/dts/mstar-v7.dtsi > new file mode 100644 > index 000000000000..0fccc4ca52a4 > --- /dev/null > +++ b/arch/arm/boot/dts/mstar-v7.dtsi > @@ -0,0 +1,71 @@ > +// SPDX-License-Identifier: GPL-2.0 > +/* > + * Copyright (c) 2019 thingy.jp. > + * Author: Daniel Palmer > + */ > + > +#include > +#include > + > +/ { > + #address-cells = <1>; > + #size-cells = <1>; > + interrupt-parent = <&gic>; > + > + cpus { > + #address-cells = <1>; > + #size-cells = <0>; > + > + cpu0: cpu@0 { > + device_type = "cpu"; > + compatible = "arm,cortex-a7"; > + reg = <0x0>; > + }; > + }; > + > + arch_timer { > + compatible = "arm,armv7-timer"; > + interrupts = + | IRQ_TYPE_LEVEL_LOW)>, > + + | IRQ_TYPE_LEVEL_LOW)>, > + + | IRQ_TYPE_LEVEL_LOW)>, > + + | IRQ_TYPE_LEVEL_LOW)>; > + clock-frequency = <6000000>; This is 2020, and not 2012 anymore. The frequency should be set by your favourite bootloader. > + }; > + > + pmu { > + compatible = "arm,cortex-a7-pmu"; > + interrupts = , > + , > + , > + ; > + }; > + > + soc: soc { > + compatible = "simple-bus"; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges; > + > + gic: interrupt-controller@16001000 { > + compatible = "arm,cortex-a7-gic"; > + #interrupt-cells = <3>; > + #address-cells = <1>; > + #size-cells = <1>; > + interrupt-controller; > + reg = <0x16001000 0x1000>, > + <0x16002000 0x1000>; The GICC region is likely to be 8kB, and not 4kB. Missing GICH and GICV regions, as well as the maintenance interrupt. Thanks, M. -- Jazz is not dead. It just smells funny...