Received: by 2002:a25:683:0:0:0:0:0 with SMTP id 125csp833099ybg; Wed, 10 Jun 2020 15:13:25 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy7pTXadIp9lwFuWwuCdQPevm6R2dE5LwqC0oJDHpUDZR6FgCAHockCVOFiZRiTEMVahgot X-Received: by 2002:a17:906:2a41:: with SMTP id k1mr5424299eje.502.1591827205073; Wed, 10 Jun 2020 15:13:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1591827205; cv=none; d=google.com; s=arc-20160816; b=XFcw2GYLVYjsqK86JqMfFPW1EgKh432h/yJSVgzxq0gzmt8g+dNGCXoIPKYiULrrll xpZrnzye33HCUsVz70JmtsoVNcmy0dBqBYNJXq/1Vzp248iDF6iQOFxk9BaRjGF9Sfwb NUgKi43f6jiV/O8wRD96VNYanU4lny17O0SC/rByRDFL8X9fGAcGdW8paX4MB+39rQTW nG3yaT+7JCah68FGGTe7F6aqMw8n0X05ggdIkWM+FipJR6zAJLpn87572HrbV5VbLZYr oFvUtICoQukXOTVXkMbiwWYJ+tINqCWdhLZZn6khfRVvnF2nYt7sUJo7BV2OtUnDNxyS SYBQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:references :in-reply-to:subject:cc:to:from; bh=W4WyBbqLIGIqwyM0cBp+z2uyNd58172oc6AhFu5Iiyk=; b=OmTf4X2S4VbJwcOKJ6dw1/8lHWQZwyuB8T2RwOxod5QNl2rYc53XrRXjGIjMkI8fpt J7/d+uMSyPuX+DsUXC8ls5YpsIDuPeTW6OfsGNuf74JqDF8T2bcyw94UKxIJF2Udv7cX pSU/IxKEX36pZrU6N7I5+c/Pj43QKOdDN5pUPMFydoORGZIsClMxc14wxldoMWNvm+/L 9Y5N9bpLgg8YNsoe3XxbgJWQvfOWNaFpid3twnQQuctLuCdNvYgzcEjawcNkoyAfvqXZ 7RtDdCWZ84bFgDq9sMIa/7Ps0Vt2JpSTOkoe/l/xgZlbWe89HSamFS5Kwp8lpsIX5r7W nseQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id ch5si470689edb.567.2020.06.10.15.13.02; Wed, 10 Jun 2020 15:13:25 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726543AbgFJWJM (ORCPT + 99 others); Wed, 10 Jun 2020 18:09:12 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50210 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726374AbgFJWJL (ORCPT ); Wed, 10 Jun 2020 18:09:11 -0400 Received: from Galois.linutronix.de (Galois.linutronix.de [IPv6:2a0a:51c0:0:12e:550::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8F672C03E96B for ; Wed, 10 Jun 2020 15:09:11 -0700 (PDT) Received: from p5de0bf0b.dip0.t-ipconnect.de ([93.224.191.11] helo=nanos.tec.linutronix.de) by Galois.linutronix.de with esmtpsa (TLS1.2:DHE_RSA_AES_256_CBC_SHA256:256) (Exim 4.80) (envelope-from ) id 1jj8tt-0004e0-G2; Thu, 11 Jun 2020 00:08:49 +0200 Received: by nanos.tec.linutronix.de (Postfix, from userid 1000) id C6DEC100F18; Thu, 11 Jun 2020 00:08:48 +0200 (CEST) From: Thomas Gleixner To: Sean Christopherson Cc: "David P. Reed" , Ingo Molnar , Borislav Petkov , x86@kernel.org, "H. Peter Anvin" , Allison Randal , Enrico Weigelt , Greg Kroah-Hartman , Kate Stewart , "Peter Zijlstra \(Intel\)" , Randy Dunlap , Martin Molnar , Andy Lutomirski , Alexandre Chartre , Jann Horn , Dave Hansen , linux-kernel@vger.kernel.org Subject: Re: [PATCH] Fix undefined operation VMXOFF during reboot and crash In-Reply-To: <20200610214231.GH18790@linux.intel.com> References: <20200610181254.2142-1-dpreed@deepplum.com> <878sgufvvm.fsf@nanos.tec.linutronix.de> <20200610214231.GH18790@linux.intel.com> Date: Thu, 11 Jun 2020 00:08:48 +0200 Message-ID: <87wo4evaj3.fsf@nanos.tec.linutronix.de> MIME-Version: 1.0 Content-Type: text/plain X-Linutronix-Spam-Score: -1.0 X-Linutronix-Spam-Level: - X-Linutronix-Spam-Status: No , -1.0 points, 5.0 required, ALL_TRUSTED=-1,SHORTCIRCUIT=-0.0001 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Sean Christopherson writes: > Gah, I typed too slow :-) Haha. I had the same thought. > On Wed, Jun 10, 2020 at 11:34:21PM +0200, Thomas Gleixner wrote: >> We have exception fixups to avoid exactly that kind of horrible >> workarounds all over the place. >> >> static inline int cpu_vmxoff_safe(void) >> { >> int err; >> >> asm volatile("2: vmxoff; xor %[err],%[err]\n" >> "1:\n\t" >> ".section .fixup,\"ax\"\n\t" >> "3: mov %[fault],%[err] ; jmp 1b\n\t" >> ".previous\n\t" >> _ASM_EXTABLE(2b, 3b) >> : [err] "=a" (err) >> : [fault] "i" (-EFAULT) >> : "memory"); >> return err; >> } >> >> static inline void __cpu_emergency_vmxoff(void) >> { >> if (!cpu_vmx_enabled()) >> return; >> if (!cpu_vmxoff_safe()) >> cr4_clear_bits(X86_CR4_VMXE); > > This bit is wrong, CR4.VMXE should be cleared even if VMXOFF faults, e.g. > if this is called in NMI context and the NMI arrived in KVM code between > VMXOFF and clearing CR4.VMXE. Oh, right. > All other VMXOFF faults are mode related, i.e. any fault is guaranteed to > be due to the !post-VMXON check unless we're magically in RM, VM86, compat > mode, or at CPL>0. Your patch is simpler indeed. Thanks, tglx