Received: by 2002:a25:683:0:0:0:0:0 with SMTP id 125csp552138ybg; Fri, 12 Jun 2020 08:26:02 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwzuz/36S0uRAj/XkfatYxWByrAOb51c+HvGPNutwqtTa7tAdpyUE/Sa5Nomhps2jboe9he X-Received: by 2002:a50:e606:: with SMTP id y6mr12561717edm.63.1591975562440; Fri, 12 Jun 2020 08:26:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1591975562; cv=none; d=google.com; s=arc-20160816; b=RG4OiLfX0LY6rkAHa60avZGVUqK6fA7IKIrTtOoxtk9jzWyHe+cZDqGq9DCo3XhAcz UXMSSFBYXRDrbgmrM0fFWiN3eA7diq4zE1NCQEbTZ7thHcOblni8nY0KrCdG3n+UIS9R 7y07XPnilTRWJzMEpj+XfdzfCM5XfZ21rme8inFH8QPZKbtA/8tmhD42PfESAYphBqLM arejC+rFdcU2o5Rz/zLpYTbJI65qsOeHTOZVIq+rvTrkErQ6uTCjR817n05/l1wGKA0C bNK/7uB4hZxeYGQf/I5tv/0G+QWkvOhfob98jV9fI/62J4OEsIkCoWPVAmo5z1aCcbtx Mu4w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=aotqVRLL0Rv78d4dsdQZWxOc139fY0Xhw2sAed8qeIA=; b=qmiWvS+ab1cdNwPq1w1S+/nP1mhrk6aUjjZ16TjW2KeadLDaRQoQ0J1PvNNLQPloYE jNWSSkd+z/WQCT4iuvKaxRD/wNvBnPIaizY/lxirE01qVSFHNkzEDkfj4lf4mhddniwd uKywe0kDUVGBPDDdnvjUnJqjIMlKNegslF94Ky6FxweQQisfTi9+z5nBGfhIiBYqvReo 0Y39PDIDysSuDia27BBUsE5JzxhEH5XNt088yuA0k3vKdQItEQBsxHr5FUSuIjfQumma XuH9pJqSmOSGfAkNLhj/IahZHRJB4/75WP/CEkH226xEAR86CbvFha2jmQbRkNeoVPAj l6uw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=fEgX2kv5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id du15si5499469ejc.591.2020.06.12.08.25.40; Fri, 12 Jun 2020 08:26:02 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=fEgX2kv5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726665AbgFLPXp (ORCPT + 99 others); Fri, 12 Jun 2020 11:23:45 -0400 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:43426 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726272AbgFLPXn (ORCPT ); Fri, 12 Jun 2020 11:23:43 -0400 Received: from pps.filterd (m0046661.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id 05CFNR3S018151; Fri, 12 Jun 2020 17:23:28 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=st.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=STMicroelectronics; bh=aotqVRLL0Rv78d4dsdQZWxOc139fY0Xhw2sAed8qeIA=; b=fEgX2kv5x7WTL9UfUpzuiap63u1jEKWgU6rK2x3nokwbFjPt9Kl/gXKGYa142iztEYJ8 5aigDFZV9McRu3HlTYb23IAO2lEdZdCPqkLM9fUDVScSc7BpDjgIuYXhEtRxG9iBGGkm RbbW2oJx7vTgQTOTMrRv9mlI7v9T6ZkaTW9ve0WTFb48FPHyWaBEjB+3ctYNH1gRHBso sU9lkqEAQosI10Hn15USqlnTsblgAEus9fssmjVVXjyjQhdHBVHFDvbvbohUhSmMoOwL o1giU9uWfU0y4XOoSupKm0y1Xqj5ueDRLuBAF7iJMjfdnn2Z152/yMt5Gz2AOXHpNnpr rw== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 31g21ggmvy-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 12 Jun 2020 17:23:28 +0200 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 2BE9D10002A; Fri, 12 Jun 2020 17:23:28 +0200 (CEST) Received: from Webmail-eu.st.com (sfhdag6node2.st.com [10.75.127.17]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 10C9F2B9918; Fri, 12 Jun 2020 17:23:28 +0200 (CEST) Received: from localhost (10.75.127.49) by SFHDAG6NODE2.st.com (10.75.127.17) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 12 Jun 2020 17:23:27 +0200 From: Christophe Kerello To: , , , , , , CC: , , , , , Christophe Kerello Subject: [PATCH v5 2/6] dt-bindings: mtd: update STM32 FMC2 NAND controller documentation Date: Fri, 12 Jun 2020 17:22:38 +0200 Message-ID: <1591975362-22009-3-git-send-email-christophe.kerello@st.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1591975362-22009-1-git-send-email-christophe.kerello@st.com> References: <1591975362-22009-1-git-send-email-christophe.kerello@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.75.127.49] X-ClientProxiedBy: SFHDAG8NODE1.st.com (10.75.127.22) To SFHDAG6NODE2.st.com (10.75.127.17) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.216,18.0.687 definitions=2020-06-12_11:2020-06-12,2020-06-12 signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org These bindings can be used on SOCs where the FMC2 NAND controller is in standalone. In case that the FMC2 embeds 2 controllers (an external bus controller and a raw NAND controller), the register base address, the clock and the reset will be defined in the parent node. Signed-off-by: Christophe Kerello --- Changes in v4: - add new NFC compatible string to handle reg number of entries. .../bindings/mtd/st,stm32-fmc2-nand.yaml | 83 +++++++++++++++------- 1 file changed, 57 insertions(+), 26 deletions(-) diff --git a/Documentation/devicetree/bindings/mtd/st,stm32-fmc2-nand.yaml b/Documentation/devicetree/bindings/mtd/st,stm32-fmc2-nand.yaml index b059267..6ae7de1 100644 --- a/Documentation/devicetree/bindings/mtd/st,stm32-fmc2-nand.yaml +++ b/Documentation/devicetree/bindings/mtd/st,stm32-fmc2-nand.yaml @@ -9,32 +9,19 @@ title: STMicroelectronics Flexible Memory Controller 2 (FMC2) Bindings maintainers: - Christophe Kerello -allOf: - - $ref: "nand-controller.yaml#" - properties: compatible: - const: st,stm32mp15-fmc2 + enum: + - st,stm32mp15-fmc2 + - st,stm32mp1-fmc2-nfc reg: - items: - - description: Registers - - description: Chip select 0 data - - description: Chip select 0 command - - description: Chip select 0 address space - - description: Chip select 1 data - - description: Chip select 1 command - - description: Chip select 1 address space + minItems: 6 + maxItems: 7 interrupts: maxItems: 1 - clocks: - maxItems: 1 - - resets: - maxItems: 1 - dmas: items: - description: tx DMA channel @@ -57,11 +44,55 @@ patternProperties: nand-ecc-strength: enum: [1, 4 ,8 ] +allOf: + - $ref: "nand-controller.yaml#" + + - if: + properties: + compatible: + contains: + const: st,stm32mp15-fmc2 + then: + properties: + reg: + items: + - description: Registers + - description: Chip select 0 data + - description: Chip select 0 command + - description: Chip select 0 address space + - description: Chip select 1 data + - description: Chip select 1 command + - description: Chip select 1 address space + + clocks: + maxItems: 1 + + resets: + maxItems: 1 + + required: + - clocks + + - if: + properties: + compatible: + contains: + const: st,stm32mp1-fmc2-nfc + then: + properties: + reg: + items: + - description: Chip select 0 data + - description: Chip select 0 command + - description: Chip select 0 address space + - description: Chip select 1 data + - description: Chip select 1 command + - description: Chip select 1 address space + required: - compatible - reg - interrupts - - clocks examples: - | @@ -77,13 +108,13 @@ examples: <0x81000000 0x1000>, <0x89010000 0x1000>, <0x89020000 0x1000>; - interrupts = ; - dmas = <&mdma1 20 0x10 0x12000a02 0x0 0x0>, - <&mdma1 20 0x10 0x12000a08 0x0 0x0>, - <&mdma1 21 0x10 0x12000a0a 0x0 0x0>; - dma-names = "tx", "rx", "ecc"; - clocks = <&rcc FMC_K>; - resets = <&rcc FMC_R>; + interrupts = ; + dmas = <&mdma1 20 0x2 0x12000a02 0x0 0x0>, + <&mdma1 20 0x2 0x12000a08 0x0 0x0>, + <&mdma1 21 0x2 0x12000a0a 0x0 0x0>; + dma-names = "tx", "rx", "ecc"; + clocks = <&rcc FMC_K>; + resets = <&rcc FMC_R>; #address-cells = <1>; #size-cells = <0>; -- 1.9.1