Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp2401873ybt; Tue, 16 Jun 2020 05:19:41 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy/X2OUbk/hiR1q0gOAKhql2VE13d3W2FfBk9pBQVwhsEiEc8R1jeDtKyZQn6d8Gx/41cVn X-Received: by 2002:a17:907:9495:: with SMTP id dm21mr2435154ejc.357.1592309980899; Tue, 16 Jun 2020 05:19:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1592309980; cv=none; d=google.com; s=arc-20160816; b=lZCXeYaf/Zf4lf3sXYFE4x4XGgKR69JUx6bqGFrzqEpl2pFMQzJZckr//ePoWUR2wq BdryHi8q02bZn14o+ojYuYi90sWih5IGVTcgqlgpDwsXPGxKgmf1fSrf1NHFiqKfRSZD Of73tplbWu6ewJOsQCgACmhIJEZnm8xXRpGfyMUCIr4Pukb0jmCD7Zv6/14+tQI0bHd9 BVBk0u/Pgr5vvpFwEneDj7uSNU5oRNVNvllrAYhzy5UAdeP74g2dAFORQvTB1UrlEiKg udyT1y50W3L4WFjyZTEScscKyw96tlzUqFy6cI4UJOoUSz4jaJJTHXH5+XoARBU8ZKOw Esxw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Ec3juquI4rhFjGOCuOnFrl/SFwl2x3S0xqJKp1FvXHk=; b=zJuM7xc+uA8fF+QuKRXDi5aan0d5mqolmgTMK9vU7BsMbKCcN3rcAJj1FLp2trxFl8 NVLH2F/EHf9Dz6Js2+Dt63JJ70qH0zFppyJeY0+F8fmWqUUqGb8urn68Bv3gpxOeC/Oz 3WlR6wcXxIRV0IajBvSKlUW1VIoy5vWJTrwe/20Otn3yWhF2TJ8o6GQ1FATBxma78sec J5wSa4EQkHenRNLvV/BVRwS4m5eNJ2DRec/G3sc1Siil/hzrT6otDMFDPRwFHGzXtGUJ qfyLNS0xBGrgwWNEqPltsL7Yk/3XSSfDj/aoUZAihhmXkCdHDPgErf69CB+RSbOYf4pZ BFfw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@0x0f.com header.s=google header.b=o7eLERaO; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id bt8si10222483edb.257.2020.06.16.05.19.17; Tue, 16 Jun 2020 05:19:40 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@0x0f.com header.s=google header.b=o7eLERaO; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728615AbgFPMRM (ORCPT + 99 others); Tue, 16 Jun 2020 08:17:12 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41872 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725843AbgFPMRL (ORCPT ); Tue, 16 Jun 2020 08:17:11 -0400 Received: from mail-pg1-x543.google.com (mail-pg1-x543.google.com [IPv6:2607:f8b0:4864:20::543]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3A180C08C5C2 for ; Tue, 16 Jun 2020 05:17:11 -0700 (PDT) Received: by mail-pg1-x543.google.com with SMTP id s135so8475486pgs.2 for ; Tue, 16 Jun 2020 05:17:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=0x0f.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Ec3juquI4rhFjGOCuOnFrl/SFwl2x3S0xqJKp1FvXHk=; b=o7eLERaO4Xamk0yOYrHaIOKvh1GxeOEGq6pNfS5NuJi0zP7sd3jEg2x/kjZAURz1d9 wd5Zht/OFOaJ/Ojts7vPstoMQNdmXmsFpixpiCke87sjkGTh9JlNv7Jqc3SBVgu4ClwR 0g0ZI2I2TAplj4UsBHeoOBF7uRJCPj3pxCXU4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Ec3juquI4rhFjGOCuOnFrl/SFwl2x3S0xqJKp1FvXHk=; b=Dezr7K+CB/5j8b2h0iRn8ma6eAsPlLRI9UEn+ilI3LFqJqGrtob1t6BQaV4qOD8TpR YbxH25QD82bqWPSbMD00yL8xNCWTTDOoa33DR1MRFyQ4vRV2E8yfkBCc3/keAKiSI3eD cV46t4kmvfoiWh2Qy24Yhxr5zAvc/GBhS3/s2AA9bYAhiKD2/KtB/ZBIh//fpE/h+ux7 T/BiAufhPUW00hzfyX7p27SJaBFOYWd/c6p4GRA+BHzgjGxGDzX4F/6A9EDqw2W6HMNQ Zs11B//MRCTqnWw+6URAH7qc3rfMSlBIKG4lnRI+Gvmm20wcV6DJ8mJvv5xg0Ng9GxMp +PoQ== X-Gm-Message-State: AOAM530TdaZzkTzDF2I2+Zbdjh29Uj37sRz8rMwrjwce4OPiM4b1Efmj wsHnCsvecsCu2dS0UysY958W1A== X-Received: by 2002:a62:fc52:: with SMTP id e79mr1861952pfh.5.1592309830081; Tue, 16 Jun 2020 05:17:10 -0700 (PDT) Received: from shiro.work (p1285116-ipngn200805sizuokaden.shizuoka.ocn.ne.jp. [114.171.61.116]) by smtp.googlemail.com with ESMTPSA id f23sm2360703pja.8.2020.06.16.05.17.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 16 Jun 2020 05:17:09 -0700 (PDT) From: Daniel Palmer To: linux-arm-kernel@lists.infradead.org Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Daniel Palmer Subject: [PATCH v4 00/12] Initial MStar/Sigmastar ARMv7 SoC support Date: Tue, 16 Jun 2020 21:15:13 +0900 Message-Id: <20200616121525.1409790-1-daniel@0x0f.com> X-Mailer: git-send-email 2.27.0.rc0 In-Reply-To: <20200612130032.3905240-2-daniel@0x0f.com> References: <20200612130032.3905240-2-daniel@0x0f.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch set adds initial support for MStar/Sigmastar's Armv7 based SoCs. There is just enough here to get to a shell with an initramfs but support for a lot of the hardware is in progress and will follow. MStar also shipped chips with MIPS cores and ARM9 etc which are incompatible so I've tried to make the distinction in the code that this is strictly for the Armv7 based chips. Sorry for the spamming this. I just really want to make some progress on this because I'm worried the other bits that are needed for these SoCs (Really old AT91 support in macb and the fotg210 usb host) will be lost or stop working in the meantime. This already happened in u-boot. Differences from v3: 1. Fixed the issue with the mstar binding that Rob Herring's bot found. 2. Fixed the filename for the midrived08 dts. Differences from v2: 1. With Marc Zyngier's help the GIC node has been filled out properly. 2. A comment was added to the arch timer node to explain why the clock-frequency is specified. Basically the vendor u-boot is old and broken. 3. Based on Arnd Bergmann's feedback the heavy memory barrier is now implemented using a DT node to specify where the registers are instead of hardcoding their location. A binding description has been added for the new node. 4. Expanded comments around the heavy memory barrier code so it's more obvious why it looks like it does. 5. The heavy memory barrier init code was folded into the machine init function. 6. Updated the device tree bindings and prefixes based on Andreas Färber's feedback. They have also been split out into a number of commits 7. Based on Andreas Färber's feedback I've added the "riu" (register interface unit) internal bus that contains all of the peripheral registers and the proper ranges for the soc node. This bus has clocks, interrupts and some configuration register so it might get it's own driver in the future. 8. I've dropped the pmu node for now as it's not needed to boot and I'm not sure of the relationship between the single core in most of the chips and the 4 documented interrupts. 9. Numerous cosmetic changes based on Andreas Färber's feedback. Differences from v1: 1. v1 only really supported two specific chips that were known at the time of submitting that patch series. Since then it's become apparent that there are a few families of SoCs based on the same ARMv7 core, clk blocks, interrupt controllers etc and this v2 attempts to make support more generic so in the future more SoCs from this lineage can be added. Support for some other chips is already in progress and will follow. 2. v1 only added support for the BreadBee boards that I have been working on. v2 also adds support for a readily available car dash camera. 3. Support for the BreadBee board has been split into two top level dts to cleanly support if either the msc313 or msc313e is mounted on the board. The chips are pin compatible but some of the internal hardware is different. The u-boot port for these SoCs can detect which chip it is running on and select the right dts so the user doesn't have to care which chip is mounted on their board. Daniel Palmer (12): dt-bindings: vendor-prefixes: Add mstar vendor prefix dt-bindings: vendor-prefixes: Add sstar vendor prefix dt-bindings: vendor-prefixes: Add 70mai vendor prefix dt-bindings: vendor-prefixes: Add thingy.jp prefix dt-bindings: arm: Add mstar YAML schema ARM: mstar: Add machine for MStar/Sigmastar Armv7 SoCs ARM: mstar: Add binding details for mstar,l3bridge ARM: mstar: Add Armv7 base dtsi ARM: mstar: Add infinity/infinity3 family dtsis ARM: mstar: Add mercury5 series dtsis ARM: mstar: Add dts for msc313(e) based BreadBee boards ARM: mstar: Add dts for 70mai midrive d08 .../devicetree/bindings/arm/mstar.yaml | 34 ++++++++ .../bindings/misc/mstar,l3bridge.yaml | 44 ++++++++++ .../devicetree/bindings/vendor-prefixes.yaml | 8 ++ MAINTAINERS | 11 +++ arch/arm/Kconfig | 2 + arch/arm/Makefile | 1 + arch/arm/boot/dts/Makefile | 4 + .../dts/infinity-msc313-breadbee_crust.dts | 25 ++++++ arch/arm/boot/dts/infinity-msc313.dtsi | 14 ++++ arch/arm/boot/dts/infinity.dtsi | 7 ++ .../boot/dts/infinity3-msc313e-breadbee.dts | 25 ++++++ arch/arm/boot/dts/infinity3-msc313e.dtsi | 14 ++++ arch/arm/boot/dts/infinity3.dtsi | 7 ++ .../boot/dts/mercury5-ssc8336n-midrived08.dts | 25 ++++++ arch/arm/boot/dts/mercury5-ssc8336n.dtsi | 14 ++++ arch/arm/boot/dts/mercury5.dtsi | 7 ++ arch/arm/boot/dts/mstar-v7.dtsi | 83 +++++++++++++++++++ arch/arm/mach-mstar/Kconfig | 26 ++++++ arch/arm/mach-mstar/Makefile | 1 + arch/arm/mach-mstar/mstarv7.c | 80 ++++++++++++++++++ 20 files changed, 432 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/mstar.yaml create mode 100644 Documentation/devicetree/bindings/misc/mstar,l3bridge.yaml create mode 100644 arch/arm/boot/dts/infinity-msc313-breadbee_crust.dts create mode 100644 arch/arm/boot/dts/infinity-msc313.dtsi create mode 100644 arch/arm/boot/dts/infinity.dtsi create mode 100644 arch/arm/boot/dts/infinity3-msc313e-breadbee.dts create mode 100644 arch/arm/boot/dts/infinity3-msc313e.dtsi create mode 100644 arch/arm/boot/dts/infinity3.dtsi create mode 100644 arch/arm/boot/dts/mercury5-ssc8336n-midrived08.dts create mode 100644 arch/arm/boot/dts/mercury5-ssc8336n.dtsi create mode 100644 arch/arm/boot/dts/mercury5.dtsi create mode 100644 arch/arm/boot/dts/mstar-v7.dtsi create mode 100644 arch/arm/mach-mstar/Kconfig create mode 100644 arch/arm/mach-mstar/Makefile create mode 100644 arch/arm/mach-mstar/mstarv7.c -- 2.27.0.rc0