Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp2471301ybt; Tue, 16 Jun 2020 07:02:57 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwr83dMi9j4qo4RIHUczRz/wYidPBeE85HmuzZOVuCX46ttf1J5eqhaiXq5HxwkrgIs9ESP X-Received: by 2002:a17:906:3e84:: with SMTP id a4mr2789783ejj.372.1592316177230; Tue, 16 Jun 2020 07:02:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1592316177; cv=none; d=google.com; s=arc-20160816; b=LtyXz/kipzTI4gT3FXAsFl0TJKXt2mMEfTb5NCkW8GP6+IYbp6wDd1dZ5VGstqxC/K wgAPvTPY5y0dyF6CIFDHkXLpVLQb1oi71+B7rDfo1HwjEDrZLhOOAUsWCdbumlQ2yESh sQpBjo+74fISQ2Z3ReoeHxSwU/JI3nb6NnOJv6cvkhtjkapACLC2G4ybZA0M2MIqvb3i RIi+5eVevHC5eC1MbAJG9gQEhUqpp5VAWG6RX4ZKFuTfvyuFRyiQq0v3T1Hn1vzELi6L bWP2vQ/oHYAwxwBJSVw8oCrsV5D+3cqiKZaBY8qWq0rpzki9F3DCUwICnuKBf++Pu5GX Tb3w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:ironport-sdr:dkim-signature; bh=yJ2QdUS4EQMbKJvMrjWulMydaTZByb3xFutgyQ+zFcg=; b=oruU7/vZv5jFZ2ZMV9KTnmukNjTOL9GFPV8WWj+ASkmvf4ejwdEeFdng6ofPBIeZ1O /juZyjpMfam6lURC1i1ZnEhihtfKR4V3FKzjw2GHjXCwcb4lnS5GLAel7Gvokz2Xx10O oCWmeE1UhC9wNRQK3a9dpx4uPsSqS3z5IJnX4+H659KFuxV7kkBX7zQy/Wz6oNJ3BIS8 4PG5qW6ml2ulsd8emfa59nwAnMqDxTk0CciIc4/tVH/ilEKxdMSAji9L8m1cUrjNo0kS pIuAF1rZpRqzAqvqoMWCkcZNxDWzTgzRNP79d58lZNX7p1Jfm2YEHjTXP7ETGmnOyn32 XM4g== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=x+ENPzML; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id n16si10343864edt.7.2020.06.16.07.02.34; Tue, 16 Jun 2020 07:02:57 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=x+ENPzML; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729113AbgFPOAf (ORCPT + 99 others); Tue, 16 Jun 2020 10:00:35 -0400 Received: from esa5.microchip.iphmx.com ([216.71.150.166]:46763 "EHLO esa5.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726606AbgFPOAe (ORCPT ); Tue, 16 Jun 2020 10:00:34 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1592316034; x=1623852034; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=unQ0smonLVJdukLZdKp67AJLTTij5kY3nS4sy5MJHsY=; b=x+ENPzMLtnQyqMWtu8KZVLE2hHJ+NmLbOuZ4nr/Ld0qS2W1ToxAJPS5f qnsJTZXdkrzHgmWVSceIZIXXU8M3IvkExg0exy53A7G+doRtjn+6D9oCs xnQCcadIyxtbjbO6oPHl1vKphjY/9YaDh5FRMPjMyYt98iRnKGhEn8SWE 1s6K1bKEwrgATbjCI7wkhiRcoOyA+fXbDo+CwBn7l3xDO/dmraF9c9vJM LLCDe489LSOKyzSfnf4nSBHPpsQcqCaFGRbjLSSe/GZMS1nX8Kpih/o4L 8QUnMkHJfIa7zL0wfA/eVeAiB3/6wOTnWgPxKCismbzhWkIsoUhHr2sdl Q==; IronPort-SDR: YS7CfaPxcZ7Eqli+xu8y6DhdDKr/sFi6fKYNs7GCDf/f/ArlySlb6tgXpUTH0LMNdPtH1LN6rr ZcR8Z1QXNnbS8VAgRP/CUdO+GpPDUk5E7bD/+FXDwaaDeyos8UFc5OJWyfq+3AFwvUeAIVbRyT jQT1/BwXzj120JPWUZhvZi2E5uybmrVP0KQb9fjPIuUAA3nWekIlUdR+D4esATpchRcv0vDdJV TB/OpHL+Nq+ssG4wNpc2bqWSiQjUFQ8jtJumesalNdZzmcjJbdAm1SoE8gFQyD8Ux/q+YqU82u hZc= X-IronPort-AV: E=Sophos;i="5.73,518,1583218800"; d="scan'208";a="79657991" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 16 Jun 2020 07:00:33 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Tue, 16 Jun 2020 07:00:33 -0700 Received: from soft-dev15.microsemi.net (10.10.115.15) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Tue, 16 Jun 2020 07:00:26 -0700 From: Lars Povlsen To: Ulf Hansson , Adrian Hunter , SoC Team CC: Lars Povlsen , Microchip Linux Driver Support , , , , , Alexandre Belloni Subject: [PATCH v3 0/3] mmc: Adding support for Microchip Sparx5 SoC Date: Tue, 16 Jun 2020 16:00:24 +0200 Message-ID: <20200616140027.4949-1-lars.povlsen@microchip.com> X-Mailer: git-send-email 2.27.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This is an add-on series to the main SoC Sparx5 series (Message-ID: <20200615133242.24911-1-lars.povlsen@microchip.com> It adds eMMC support for Sparx5, by adding a driver for the SoC SDHCI controller, DT configuration and DT binding documentation. Changes in v3: - Add dt-bindings for property "microchip,clock-delay" - Enforce "microchip,clock-delay" valid range in driver - Removed a noisy pr_debug() in sdhci_sparx5_adma_write_desc() Changes in v2: - Changes in driver as per review comments - Drop debug code - Drop sysfs code - use usleep_range() - use mmc_hostname() in pr_debug() - Remove deactivated code - Minor cosmetics Lars Povlsen (3): dt-bindings: mmc: Add Sparx5 SDHCI controller bindings sdhci: sparx5: Add Sparx5 SoC eMMC driver arm64: dts: sparx5: Add Sparx5 eMMC support .../mmc/microchip,dw-sparx5-sdhci.yaml | 65 +++++ arch/arm64/boot/dts/microchip/sparx5.dtsi | 24 ++ .../boot/dts/microchip/sparx5_pcb125.dts | 23 ++ .../boot/dts/microchip/sparx5_pcb134_emmc.dts | 23 ++ .../boot/dts/microchip/sparx5_pcb135_emmc.dts | 23 ++ drivers/mmc/host/Kconfig | 13 + drivers/mmc/host/Makefile | 1 + drivers/mmc/host/sdhci-of-sparx5.c | 269 ++++++++++++++++++ 8 files changed, 441 insertions(+) create mode 100644 Documentation/devicetree/bindings/mmc/microchip,dw-sparx5-sdhci.yaml create mode 100644 drivers/mmc/host/sdhci-of-sparx5.c -- 2.27.0