Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp2555867ybt; Tue, 16 Jun 2020 08:58:34 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxhbltYy4pHHQn920LnMIcUPCC5ojhNaZqYctyVKsHp3eUSRfTkSdIdJw5BgC88+W/z0qe6 X-Received: by 2002:aa7:c3d7:: with SMTP id l23mr3137626edr.264.1592323114660; Tue, 16 Jun 2020 08:58:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1592323114; cv=none; d=google.com; s=arc-20160816; b=IuTOYuSJSpnZMz6vYhfP3/MjzVLeF+y0+iN+Bz3mpqMxe83KwN3pRA6P9WeJpiyJ9p vB/4Jy7i+tUiOAh5G3R/lkoLLz8VqkxsNCcfMzQ2cZlREABgEVgl8gc10eIC3uwtFYQc 7xC6P1vO+5GvHVjfbGZoYTSHVMfUB7cesIQb840Jtk3yu/8fyrwFqFMKhkY/36M/75Nf NBKLVQfdq7R05nrJc2A9b374dpupNQQ6rMs8cUpIfLiR8dljPUBy9HMJ098MfLpOS0gC fbRS9tf84lq3ZV9ywOx/yp0aELoVW2r05pGNTJyxHGarLsS9NKZ+wm9FARtkl9nGaDrD C43g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:ironport-sdr:ironport-sdr; bh=biULTtYINS3tipwKCcUt+ufzv8/Rioxd/kkJ4Z40c+Y=; b=JhzxEfDO/BK2pDHixL7WO4y4OIQA8rbFvj5f7bWygsr/xJfIGZidTxlTTH7VnEZ7qs 3ILuCgLqCE8S8uNKMXaoLbqU3FeGY8iAa06CyMvO54i0aSv42BtChpRPOF5JBk/5V7e9 3PRY+q6M0/b80i0aC4B+FsqI35IA9QMWBPdIzfctH+Wot2OO+oBQcio8Nx5X60YNCKIb RBx0FmcDL77TvORsokkWtVYoObwZy9vuMWjMJyFWDWs9uIdTMAFwuXYVKKP+48kNbkJd FFl25pw+x6Y8dZilHRBFC3xoftLSuIbGfPDpggpJ+eMW84k7V7IUxShhyWSMEdSgObqy 1r3A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id e11si10769788ejh.44.2020.06.16.08.58.12; Tue, 16 Jun 2020 08:58:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732952AbgFPP40 (ORCPT + 99 others); Tue, 16 Jun 2020 11:56:26 -0400 Received: from mga07.intel.com ([134.134.136.100]:36618 "EHLO mga07.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1732037AbgFPP4Y (ORCPT ); Tue, 16 Jun 2020 11:56:24 -0400 IronPort-SDR: bf5uMDBNk4jen6J46nzFNpCj8ylFKBPNWlmshos+osf6px4+IzIiVEAMVExTRZ+gcdKDiPJVOU Ox0FS2ciOZFQ== X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga005.jf.intel.com ([10.7.209.41]) by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 16 Jun 2020 08:56:24 -0700 IronPort-SDR: tr/ybh8U9PRGgKz1/fMBQlds+13oaI9vCV6Vh6bPppUS/SKenSmjUq9C5NfVXMyZsMxAYDEy89 PJe5LEbrUzPA== X-IronPort-AV: E=Sophos;i="5.73,518,1583222400"; d="scan'208";a="449888063" Received: from pperycz-mobl.ger.corp.intel.com (HELO dalessan-mobl1.ir.intel.com) ([10.213.235.69]) by orsmga005-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 16 Jun 2020 08:56:20 -0700 From: Daniele Alessandrelli To: linux-arm-kernel@lists.infradead.org, Rob Herring , Jassi Brar , Arnd Bergmann , Olof Johansson Cc: Paul Murphy , Daniele Alessandrelli , Catalin Marinas , Will Deacon , Dinh Nguyen , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH 0/7] Add initial Keem Bay SoC / Board support Date: Tue, 16 Jun 2020 16:56:06 +0100 Message-Id: <20200616155613.121242-1-daniele.alessandrelli@linux.intel.com> X-Mailer: git-send-email 2.26.2 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, This patch-set adds initial support for a new Intel Movidius SoC code-named Keem Bay. The SoC couples an ARM Cortex A53 CPU with an Intel Movidius VPU. This initial patch-set enables only the minimal set of components required to make the Keem Bay EVM board boot into initramfs. Brief summary of the patch-set: * Patches 1-2 add the Keem Bay SCMI Mailbox driver (needed to enable SCMI in Keem Bay) * Patch 3 adds the ARCH_KEEMBAY config option * Patches 4-7 add minimal device tree for Keem Bay SoC and Keem Bay EVM (together with information about the SoC maintainers) Regards, Daniele Daniele Alessandrelli (5): arm64: Add config for Keem Bay SoC dt-bindings: arm: Add Keem Bay bindings MAINTAINERS: Add maintainers for Keem Bay SoC arm64: dts: keembay: Add device tree for Keem Bay SoC arm64: dts: keembay: Add device tree for Keem Bay EVM board Paul Murphy (2): dt-bindings: mailbox: Add Keem Bay SCMI mailbox bindings mailbox: keembay-scmi-mailbox: Add support for Keem Bay mailbox .../devicetree/bindings/arm/keembay.yaml | 19 ++ .../mailbox/intel,keembay-scmi-mailbox.yaml | 44 ++++ MAINTAINERS | 16 ++ arch/arm64/Kconfig.platforms | 5 + arch/arm64/boot/dts/intel/Makefile | 1 + arch/arm64/boot/dts/intel/keembay-evm.dts | 55 +++++ arch/arm64/boot/dts/intel/keembay-soc.dtsi | 172 +++++++++++++++ drivers/mailbox/Kconfig | 9 + drivers/mailbox/Makefile | 2 + drivers/mailbox/keembay-scmi-mailbox.c | 203 ++++++++++++++++++ include/dt-bindings/clock/keembay-clocks.h | 188 ++++++++++++++++ include/dt-bindings/power/keembay-power.h | 19 ++ 12 files changed, 733 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/keembay.yaml create mode 100644 Documentation/devicetree/bindings/mailbox/intel,keembay-scmi-mailbox.yaml create mode 100644 arch/arm64/boot/dts/intel/keembay-evm.dts create mode 100644 arch/arm64/boot/dts/intel/keembay-soc.dtsi create mode 100644 drivers/mailbox/keembay-scmi-mailbox.c create mode 100644 include/dt-bindings/clock/keembay-clocks.h create mode 100644 include/dt-bindings/power/keembay-power.h -- 2.26.2