Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp2556160ybt; Tue, 16 Jun 2020 08:59:01 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyH0pY7B6NllpOZv7chVBYuU/s7dyMaqrpi5eivV/WpSSUBtnm2IXG2FOb/vccuo3CdmiCe X-Received: by 2002:a17:906:b7c8:: with SMTP id fy8mr3358350ejb.85.1592323141610; Tue, 16 Jun 2020 08:59:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1592323141; cv=none; d=google.com; s=arc-20160816; b=neKZeNes87yHE9nbn1f5FH+wL0YN5f+OP8069wlWSCrNPW/FKWM8jxOWk6hWhOGBAN NZC7Zt6prqM4KYXAZdg5DNE2es9VGmEjJrhLacRhPN7/3VF+Cb/YO9O22x1ljdJzz6CQ yfiHoYXRY5YvcN9Sm+wiTDZAk2z6q9+fp24+Uhn9iyCeSZuLkjvoNJfnPWbK8a1Q16mI wCZyaZjQhF3HFHQtR+ArNy4fZ+hiH8RpDX1H79THWpAuz8VQ6al7RhbzvNWsxePB+CdJ Qh1rmaEmfM0SwwXRfpQZl3saDc6IaT549eBhI+5ncjx+ruVYcr8bjyRg2jf2z5vPdUzJ twKg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :ironport-sdr:ironport-sdr; bh=jmoTar8dHo1bYq8UvzKrvYPhQSt7tWZpYcXF6ipZ7lI=; b=mTAitocN4ODJL1ovCr42BxnhEAbM4kani4IXza1KN2Y2tGoeqgrDb89+XYNr6j3jsc XXfJme2vM1t/UeNdDdQgjQHfv9RATgfFE+ruOmXeK9PjSNLvozMsxc7x44ywTzYz0Jaf 3aRvXEomqvueErmhd97IGn3sgb/fAgTVy72UjMdx3YaWBGhqVmTny8iR9ecmWIGGxn8i UxzNqnBgC1ZrAJyb/NdzDL+2hJepon7GJpf7kes7Lzv2UxUG6Hrrv60Ky9qKL4PIPeF7 Y2Sj07ebJD/O4IVX/xpiKYa+2HlPGqvrhvm9/QbkFiaRNShHIDW8vqvXhBoQ2oRNWciF K6cw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y2si10406718edu.320.2020.06.16.08.58.39; Tue, 16 Jun 2020 08:59:01 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732052AbgFPP4x (ORCPT + 99 others); Tue, 16 Jun 2020 11:56:53 -0400 Received: from mga07.intel.com ([134.134.136.100]:36641 "EHLO mga07.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1733183AbgFPP4u (ORCPT ); Tue, 16 Jun 2020 11:56:50 -0400 IronPort-SDR: gL9c6r7VpBrBR2Rhz4BL/VXVnDf3ip/sBw2ohGnmBGVDfqD8IkVt25wDj2OwZi7My6R72nDliM N0icwwXLaJCA== X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga005.jf.intel.com ([10.7.209.41]) by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 16 Jun 2020 08:56:49 -0700 IronPort-SDR: aqdBPz1alytmC5uJAhIOFCRO1WA9H/qdXQeskpOvCOHmLMBcGqgMk/hig45cAJ90neUJB2nZXX D8wny2avyf0g== X-IronPort-AV: E=Sophos;i="5.73,518,1583222400"; d="scan'208";a="449888162" Received: from pperycz-mobl.ger.corp.intel.com (HELO dalessan-mobl1.ir.intel.com) ([10.213.235.69]) by orsmga005-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 16 Jun 2020 08:56:46 -0700 From: Daniele Alessandrelli To: linux-arm-kernel@lists.infradead.org, Rob Herring , Jassi Brar , Arnd Bergmann , Olof Johansson Cc: Paul Murphy , Daniele Alessandrelli , Catalin Marinas , Will Deacon , Dinh Nguyen , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH 7/7] arm64: dts: keembay: Add device tree for Keem Bay EVM board Date: Tue, 16 Jun 2020 16:56:13 +0100 Message-Id: <20200616155613.121242-8-daniele.alessandrelli@linux.intel.com> X-Mailer: git-send-email 2.26.2 In-Reply-To: <20200616155613.121242-1-daniele.alessandrelli@linux.intel.com> References: <20200616155613.121242-1-daniele.alessandrelli@linux.intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Daniele Alessandrelli Add initial device tree for Keem Bay EVM board. With this minimal device tree the board boots fine using an initramfs image. Reviewed-by: Dinh Nguyen Signed-off-by: Daniele Alessandrelli --- MAINTAINERS | 1 + arch/arm64/boot/dts/intel/Makefile | 1 + arch/arm64/boot/dts/intel/keembay-evm.dts | 55 +++++++++++++++++++++++ 3 files changed, 57 insertions(+) create mode 100644 arch/arm64/boot/dts/intel/keembay-evm.dts diff --git a/MAINTAINERS b/MAINTAINERS index 610907bf391b..d714762e805c 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1959,6 +1959,7 @@ M: Paul J. Murphy M: Daniele Alessandrelli S: Maintained F: Documentation/devicetree/bindings/arm/keembay.yaml +F: arch/arm64/boot/dts/intel/keembay-evm.dts F: arch/arm64/boot/dts/intel/keembay-soc.dtsi F: include/dt-bindings/clock/keembay-clocks.h F: include/dt-bindings/power/keembay-power.h diff --git a/arch/arm64/boot/dts/intel/Makefile b/arch/arm64/boot/dts/intel/Makefile index 40cb16e8c814..296eceec4276 100644 --- a/arch/arm64/boot/dts/intel/Makefile +++ b/arch/arm64/boot/dts/intel/Makefile @@ -1,3 +1,4 @@ # SPDX-License-Identifier: GPL-2.0-only dtb-$(CONFIG_ARCH_AGILEX) += socfpga_agilex_socdk.dtb \ socfpga_agilex_socdk_nand.dtb +dtb-$(CONFIG_ARCH_KEEMBAY) += keembay-evm.dtb diff --git a/arch/arm64/boot/dts/intel/keembay-evm.dts b/arch/arm64/boot/dts/intel/keembay-evm.dts new file mode 100644 index 000000000000..46859763cb03 --- /dev/null +++ b/arch/arm64/boot/dts/intel/keembay-evm.dts @@ -0,0 +1,55 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (C) 2020, Intel Corporation + * + * Device tree describing Keem Bay EVM board. + */ + +/dts-v1/; + +#include "keembay-soc.dtsi" +#include +#include + +/ { + model = "Keem Bay EVM"; + compatible = "intel,keembay-evm"; + + #address-cells = <2>; + #size-cells = <2>; + + aliases { + serial0 = &uart3; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; + + memory@80000000 { + device_type = "memory"; + /* 2GB of DDR memory. */ + reg = <0x0 0x80000000 0x0 0x80000000>; + }; + + sysmem@84000000 { + compatible = "mmio-sram"; + reg = <0x0 0x84000000 0x0 0x800000>; + #address-cells = <2>; + #size-cells = <2>; + ranges = <0 0x0 0x0 0x84000000 0x0 0x800000>; + /* + * Allocate 1MB at fixed location for shared memory between + * non-secure world and BL31 to be used for SCMI. + */ + scmi_sec_shmem: scmi_sec_shmem@0 { + compatible = "arm,scmi-shmem"; + reg = <0x0 0x0 0x0 0x100000>; + pool; + }; + }; +}; + +&uart3 { + status = "okay"; +}; -- 2.26.2