Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp126037ybt; Tue, 16 Jun 2020 18:42:39 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxmFQyEFkZXuUdeEqmGkk9ywxAlsl7CQnR1/dfNGvcTdIXPSdWC9/CgURy8aWWZfgvJkigU X-Received: by 2002:a50:a1e7:: with SMTP id 94mr5039527edk.165.1592358159578; Tue, 16 Jun 2020 18:42:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1592358159; cv=none; d=google.com; s=arc-20160816; b=QrvO564E5hJFNqc1NHjmOXA924rTV/W/2rLSsw5aguDVYlF7o+yZ1stIHke6fjXMEJ FeSimE/mLRjU52fNs06g20rdrZD/5yR4D9dDkHoj4wM/QJfAg5kwEfnzHqDoMeSpD+sb v15mnpDOha3xR+LmYp5GtubnsjIbjq25j1Mk03jHMzgZh8wrl/mNP7A5HHbakUZabIl2 j4HFDKJiD38lv0rcWqL388bXyry8SSTB+sPZ95of1CewrP8oy3n4z6IozQEgjjNzthjp f3GoLxCk1paSRg5WuBcplfdC082tfLoutu2l3geR3UGDhKPHxAbZmr9V3gGjpq5JzSFc fVpA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=znV249BjYdNn7v2dlbamoh4NYD4Ln2Jw53yQHV98OCI=; b=C9aD9wIHOZw0+bnM30jroOJg0bIGOqInTjOpVOzkkJotDE9QYETmCTxOx8iRl394Ug L5mNPpFnVVg4sc+MfoXCPJgw8dDEFDSNXPfog4FP6D7+162TLXznH3MogzC3N+tx8kFO dMXA4Y6SjjqAWMtVTgZvRMjVFWpa/EyAmZetDmBmwsTnqRPp0e8FaL8lBPcO7qZRppMW KSZhwkF7g7xonZbWnxkvRRufJ1uMmBNBgBmBo5QWowtxTH8nkw9zLRcSdIfKNA8nktmr S4TXHkSampNDEf8Vf/S1nA4SUt0Up0mVt+pFbaxe/GGkrxdrmnLxcsPRv+4dSFa3aifs kEKQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=B78BNEdE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id bs7si12141901edb.363.2020.06.16.18.42.17; Tue, 16 Jun 2020 18:42:39 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=B78BNEdE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726858AbgFQBkL (ORCPT + 99 others); Tue, 16 Jun 2020 21:40:11 -0400 Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:13831 "EHLO hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726795AbgFQBjs (ORCPT ); Tue, 16 Jun 2020 21:39:48 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Tue, 16 Jun 2020 18:39:35 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Tue, 16 Jun 2020 18:39:48 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Tue, 16 Jun 2020 18:39:48 -0700 Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 17 Jun 2020 01:39:48 +0000 Received: from rnnvemgw01.nvidia.com (10.128.109.123) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Wed, 17 Jun 2020 01:39:47 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.171.186]) by rnnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Tue, 16 Jun 2020 18:39:47 -0700 From: Sowjanya Komatineni To: , , , , , , , CC: , , , , , , , Subject: [RFC PATCH v2 17/18] arm64: tegra: jetson-tx1: Add camera supplies Date: Tue, 16 Jun 2020 18:41:33 -0700 Message-ID: <1592358094-23459-18-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1592358094-23459-1-git-send-email-skomatineni@nvidia.com> References: <1592358094-23459-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1592357975; bh=znV249BjYdNn7v2dlbamoh4NYD4Ln2Jw53yQHV98OCI=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=B78BNEdEhma+JJIXI1olkcFc5mO1WRnqG7fcCWN2YbJCxK+Q7zDYnaWlDFW0PqSjb iqZvTdk3PkZMeP1lLGMvulzbYeYZMxw/zk0bKY94tJ9tcJkADhJglxxHIlMvH2f+Mr GQcWR+Ujrl04AvF+wFew4Fzbl2KQkQvBZHDfzevhcCGNp+L4LC3p7Zgc2vWgDKs/bR 1oTm5oOmpBV4Qr84uXvlumaIvt39P2E/kxS32JaMM7e86g90FR51KmduzLP+62XrU0 6TvLs/cbB7bZfDndjDDSqg2lGcc5jCpfdz8Ur50xw+96XVhTCPCSqAW8KkocdsrEIU 2SYrOpkw9b+IA== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Jetson TX1 development board has a camera expansion connector which has 2V8, 1V8 and 1V2 supplies to power up the camera sensor on the supported camera modules. Camera module designed as per Jetson TX1 camera expansion connector may use these supplies for camera sensor avdd 2V8, digital core 1V8, and digital interface 1V2 voltages. These supplies are from fixed regulators on TX1 carrier board with enable control signals from I2C GPIO expanders. This patch adds these camera supplies to Jetson TX1 device tree to allow using these when a camera module is used. Signed-off-by: Sowjanya Komatineni --- arch/arm64/boot/dts/nvidia/tegra210-p2597.dtsi | 41 ++++++++++++++++++++++++++ 1 file changed, 41 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra210-p2597.dtsi b/arch/arm64/boot/dts/nvidia/tegra210-p2597.dtsi index b57d837..5e24d7a 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210-p2597.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra210-p2597.dtsi @@ -1323,6 +1323,14 @@ #gpio-cells = <2>; gpio-controller; }; + + exp2: gpio@77 { + compatible = "ti,tca9539"; + reg = <0x77>; + + #gpio-cells = <2>; + gpio-controller; + }; }; /* HDMI DDC */ @@ -1667,6 +1675,39 @@ enable-active-high; vin-supply = <&vdd_5v0_sys>; }; + + vdd_cam_1v2: regulator@12 { + compatible = "regulator-fixed"; + reg = <12>; + regulator-name = "vdd-cam-1v2"; + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + gpio = <&exp2 10 GPIO_ACTIVE_HIGH>; + enable-active-high; + vin-supply = <&vdd_3v3_sys>; + }; + + vdd_cam_2v8: regulator@13 { + compatible = "regulator-fixed"; + reg = <13>; + regulator-name = "vdd-cam-2v8"; + regulator-min-microvolt = <2800000>; + regulator-max-microvolt = <2800000>; + gpio = <&exp1 13 GPIO_ACTIVE_HIGH>; + enable-active-high; + vin-supply = <&vdd_3v3_sys>; + }; + + vdd_cam_1v8: regulator@14 { + compatible = "regulator-fixed"; + reg = <14>; + regulator-name = "vdd-cam-1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + gpio = <&exp2 9 GPIO_ACTIVE_HIGH>; + enable-active-high; + vin-supply = <&vdd_3v3_sys>; + }; }; gpio-keys { -- 2.7.4