Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp315596ybt; Wed, 17 Jun 2020 01:28:44 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz4dp//wBhGRZ1X3A5xBV9OzmvwLpc9hAf0YgILYoyTSsR52b+DVJPAEqRmGknAlJU/Give X-Received: by 2002:a17:906:9397:: with SMTP id l23mr6912066ejx.79.1592382524134; Wed, 17 Jun 2020 01:28:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1592382524; cv=none; d=google.com; s=arc-20160816; b=u8TI6JYx9lTS3eTlJPauBBs84hPwKnB5F473ynWb6DCMtefnqJ8KacXDnIxZmF7Au8 kkftQbAX6fi4zOlnprKOvnUBF6m4EUTzxoK3HOBO9v31XfSuLF5YFSq5IDP2gu4XrmCe fXEf9IEs7wrfLg5SDi0VxRVzHaTUPF9+w2T8iQbL5ZdowLuMHeLTh4Zf0a//wKLaJp7K UZvYRUaQotM48SShOGsSmTpW2hAFSrSR78WkPhyfPn+7cCgzHie3iif8n4g8hFBuB2zE q0yd1ihZ0w0U4hR/wUOJ3Z1Jh7dXYP6hSkbcEqZCu7dU1135Q5GRojHWRWn1kMlh1rqv rhMw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :ironport-sdr:ironport-sdr; bh=8dT9avQ16R9wpTqmmh5zTJTt/BwxQU6RsnnvCfiUD5M=; b=UmoFfDZPTonPIwXcJu5q8aSKu0RhBlf4jnb6h8/Ic1AfB6UM1L082bqGomXnvFxPtq cC2N4rlKeuJAooQeaZBcRzpQrqTVIV2jmqhU/wzsn6C34aRhskCFplDMA+6bBFYtgqH2 /BAXA6AcaxogJbEdLNhDwlGN+tvER8GBs7T42H3y7ix5Ng15yPjAFn5D5+MLEjsFxWDE UBjRObHbMzcpFjLT4no5/hAdBttg1kAGLgfm5mpbCOWpECBsU4d7Vwz/90hJW1NxxVlb V1NU+9H91l7q7lUuG3Asx5VzSDo1WPBKNX4wJSPrPVAy3LYk2Lenx6rmaAcR5XXia442 X7IA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id dt12si17323846ejc.46.2020.06.17.01.28.21; Wed, 17 Jun 2020 01:28:44 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726280AbgFQI0R (ORCPT + 99 others); Wed, 17 Jun 2020 04:26:17 -0400 Received: from mga07.intel.com ([134.134.136.100]:62189 "EHLO mga07.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725846AbgFQI0R (ORCPT ); Wed, 17 Jun 2020 04:26:17 -0400 IronPort-SDR: b03ebYzJCKEwVtyUb5q0ZLgQ5xsZNGE+oWUptTa1kaGdN+dyxk/RX5LbpMXC9arnu69fM1t/xV c6jny6L4o4gA== X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga004.jf.intel.com ([10.7.209.38]) by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 17 Jun 2020 01:26:16 -0700 IronPort-SDR: ClAgj9I4E/Zpn+F9GR6itX/rnw6INr5SQdLLl1eQalKV6+L1d4WJy+w7M8rd56H1uEBstktx0G GHpO3Hj9hGIw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.73,522,1583222400"; d="scan'208";a="421061631" Received: from sgsxdev004.isng.intel.com (HELO localhost) ([10.226.88.13]) by orsmga004.jf.intel.com with ESMTP; 17 Jun 2020 01:26:13 -0700 From: Amireddy Mallikarjuna reddy To: dmaengine@vger.kernel.org, vkoul@kernel.org, devicetree@vger.kernel.org, robh+dt@kernel.org Cc: linux-kernel@vger.kernel.org, andriy.shevchenko@intel.com, chuanhua.lei@linux.intel.com, cheol.yong.kim@intel.com, qi-ming.wu@intel.com, malliamireddy009@gmail.com, Amireddy Mallikarjuna reddy Subject: [PATCH v2 0/2] Add Intel LGM soc DMA support Date: Wed, 17 Jun 2020 16:24:28 +0800 Message-Id: X-Mailer: git-send-email 2.11.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add DMA controller driver for Lightning Mountain(LGM) family of SoCs. The main function of the DMA controller is the transfer of data from/to any DPlus compliant peripheral to/from the memory. A memory to memory copy capability can also be configured. This ldma driver is used for configure the device and channnels for data and control paths. These controllers provide DMA capabilities for a variety of on-chip devices such as SSC, HSNAND and GSWIP. ------------- Future Plans: ------------- LGM SOC also supports Hardware Memory Copy engine. The role of the HW Memory copy engine is to offload memory copy operations from the CPU. Amireddy Mallikarjuna reddy (2): dt-bindings: dma: Add bindings for intel LGM SOC Add Intel LGM soc DMA support. .../devicetree/bindings/dma/intel,ldma.yaml | 428 +++++ drivers/dma/Kconfig | 2 + drivers/dma/Makefile | 1 + drivers/dma/lgm/Kconfig | 9 + drivers/dma/lgm/Makefile | 2 + drivers/dma/lgm/lgm-dma.c | 1956 ++++++++++++++++++++ include/linux/dma/lgm_dma.h | 27 + 7 files changed, 2425 insertions(+) create mode 100644 Documentation/devicetree/bindings/dma/intel,ldma.yaml create mode 100644 drivers/dma/lgm/Kconfig create mode 100644 drivers/dma/lgm/Makefile create mode 100644 drivers/dma/lgm/lgm-dma.c create mode 100644 include/linux/dma/lgm_dma.h base-commit: b3a9e3b9622ae10064826dccb4f7a52bd88c7407 -- 2.11.0