Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp1372799ybt; Thu, 18 Jun 2020 07:16:08 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzqdezKS87jpOP3rYC1iPAmKBhUE95XEtApsJPv7EhnfrP4uH8nXcKoyydYWZ3Zztl+rMZ4 X-Received: by 2002:a05:6402:b37:: with SMTP id bo23mr4404642edb.24.1592489767939; Thu, 18 Jun 2020 07:16:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1592489767; cv=none; d=google.com; s=arc-20160816; b=dd+myUuthjj5AeVWV6NfYgWdlfwSZ7rWEdzlADyTsu3x8hN3SKJ3RneCGha8kb4AsY yp5labl8De9LMjIGdJhObI8zKB5MnsQOVYpSrVxPzqX5qqlmeuq6GWcjRO7f6IAzkwES U9PQKK5VLbNuMVXHXCvtks8j04g4p0Kp/s1kgUqW/0ZQ2sKoawilhyYmcS9GoyyPLcx7 TY2P1va5NAFKOfvd3+JT71gbCvi5/qN/ZiB+3ievQkRMj6d46g6lsf6subGMh6mN5+hN z7u1q6BAzsk8G1K4tyyhUL+dNOPPsu664STvwELS+tr5S/h811MLVG5ZxaDnjMK8uHYD vIgg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:ironport-sdr:dkim-signature; bh=dVCjlB+/aNquDavp7Am483cX/siY58P4U5BQRQKX/1c=; b=Z2MqezQ0mLltyzAJe1z/xlCyzapxh22M8+HaNUwu6TaVG27ITX1mnAmMyiA+1FsslD z5k66q1cRdeT7q+Ue0XysD3DICN9wOLnzzQjZ0OXN/RssIUXMOL3l2WqlmQFXQt3jXML Bn2N7oe1wgVcU5Se6orwKtuK1Z6Qs+N41ZnhuvKJnqCYZW7AYIFOR/4AoGXjKgvvFYSn CKHUk7S2V+zSw4mnZWEsxJZIIY037KYWdMow+XcOzbFhzDHeaIsuc20+1iB5Q/PSXuj/ cgYrQY3Epr9uhMAs+TS0iyz0r0kjFBNLu6Kt2aTGGB7u+uT4Uu1IX5zz7AKWAofLeJVj RCBw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=AuGN0BOq; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id t16si1832864eju.162.2020.06.18.07.15.45; Thu, 18 Jun 2020 07:16:07 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=AuGN0BOq; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730603AbgFRONm (ORCPT + 99 others); Thu, 18 Jun 2020 10:13:42 -0400 Received: from esa2.microchip.iphmx.com ([68.232.149.84]:53734 "EHLO esa2.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727857AbgFRONl (ORCPT ); Thu, 18 Jun 2020 10:13:41 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1592489621; x=1624025621; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=qaISx7kIwjmQW7aDNabN0pTA9+hEP2G3tl7DISJo728=; b=AuGN0BOqidAlr6vjtTbEFzzLwuUotrHbTqosO7VQTHomX3oApgis+p+m h/71UlNGmkQMLRmgoM8mlkkFBA1vTkEWx4m4Fw8+z2keeYP/UTLDL/xZG HRpayoX0t2c/ibaj7yMcpRsFo8p4xgy/R/jdKTwvdWCDIlGm2fjWnlypm mqwa4klGObkemVf3CNuTGhnUylMX1y5pqdQp9D+RaAqH+D79xbgx5gRzM 1iuvBsb2QwG46/+r9WK4lUN2tjsCee5naG4EapmQSVi7Ue2ASOYwnmmxS EVRyCWizb1QSLHXVXMPMgl2N1DT+Q/HFDzW40gUCEW1xOzudAJ0qLB35b g==; IronPort-SDR: sEbG+n7Y5rb+0x5y9CdXAzEWIdWjG5Kma7Ynmj+Zj2Qu/3OMszzWTPCAqqs+E8WTvCRW/mqsJj 3vHrK5iA/79+6/evapQR0z6lceHxts0aQJOcwYCwnO721lpEFaCNgG6FemyVlLw0yUf2Gu2Ha8 V7VQgFxE4buHu2moCLZUrhfaswWwZ9gI7iuox+ju/+BpoEByh0+KUUwv+GyX8IU2wqc1X+mOJ7 kw5geagDknZPZxMjAXy4urmVs8eEc0HulzPp8gr5wTDTA6wq8CbC9hsrjqNymps5V3bfsHmLEn 7ms= X-IronPort-AV: E=Sophos;i="5.73,526,1583218800"; d="scan'208";a="78953791" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa2.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 18 Jun 2020 07:13:40 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Thu, 18 Jun 2020 07:13:33 -0700 Received: from soft-dev15.microsemi.net (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Thu, 18 Jun 2020 07:13:31 -0700 From: Lars Povlsen To: Ulf Hansson , Adrian Hunter , SoC Team CC: Lars Povlsen , Microchip Linux Driver Support , , , , , Alexandre Belloni Subject: [PATCH v4 0/3] mmc: Adding support for Microchip Sparx5 SoC Date: Thu, 18 Jun 2020 16:13:23 +0200 Message-ID: <20200618141326.25723-1-lars.povlsen@microchip.com> X-Mailer: git-send-email 2.27.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This is an add-on series to the main SoC Sparx5 series (Message-ID: <20200615133242.24911-1-lars.povlsen@microchip.com> It adds eMMC support for Sparx5, by adding a driver for the SoC SDHCI controller, DT configuration and DT binding documentation. Changes in v4: - Disable clock if sdhci_add_host() fails - Remove dev_err if sdhci_add_host() fails Changes in v3: - Add dt-bindings for property "microchip,clock-delay" - Enforce "microchip,clock-delay" valid range in driver - Removed a noisy pr_debug() in sdhci_sparx5_adma_write_desc() Changes in v2: - Changes in driver as per review comments - Drop debug code - Drop sysfs code - use usleep_range() - use mmc_hostname() in pr_debug() - Remove deactivated code - Minor cosmetics Lars Povlsen (3): dt-bindings: mmc: Add Sparx5 SDHCI controller bindings sdhci: sparx5: Add Sparx5 SoC eMMC driver arm64: dts: sparx5: Add Sparx5 eMMC support .../mmc/microchip,dw-sparx5-sdhci.yaml | 65 +++++ arch/arm64/boot/dts/microchip/sparx5.dtsi | 24 ++ .../boot/dts/microchip/sparx5_pcb125.dts | 23 ++ .../boot/dts/microchip/sparx5_pcb134_emmc.dts | 23 ++ .../boot/dts/microchip/sparx5_pcb135_emmc.dts | 23 ++ drivers/mmc/host/Kconfig | 13 + drivers/mmc/host/Makefile | 1 + drivers/mmc/host/sdhci-of-sparx5.c | 269 ++++++++++++++++++ 8 files changed, 441 insertions(+) create mode 100644 Documentation/devicetree/bindings/mmc/microchip,dw-sparx5-sdhci.yaml create mode 100644 drivers/mmc/host/sdhci-of-sparx5.c -- 2.27.0