Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp596559ybt; Fri, 19 Jun 2020 09:00:43 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwIyfVXjY1mnsC+Y6yQWF9rCHObufnhCJOfSPEovjn5R1O703jom7uQAKxuj+Fcwa+5zJ9t X-Received: by 2002:aa7:d985:: with SMTP id u5mr4245970eds.160.1592582443409; Fri, 19 Jun 2020 09:00:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1592582443; cv=none; d=google.com; s=arc-20160816; b=rskj6Fujyb1ubUQK+S2zYlLJr2zUjYeWfFAL6UN8dokwBRX6hxsU+5kpTLsOknkMvs Aksj7PUa1YKX6lZvymjfvVYrSB11CacTEHuLsYBXD5mreZM/y6SbpL8NFx7nOqP7kgeZ e57mLYtWzxIp+eITNmoWhMIagiSQmqHoB6ImvekZKc18PM4nlkB+Lt5hqbPjfYeFEcIT qdNYKCfQqhXGFgG3+/1Mbpqp2aGsdLpyh1DU94klM9RQnnDwGuXExGqIAkfxup/Dkz7U bciNr5tnPJ33a4FsPFSWt9xL7OzSsF0sowdv85okcE6Tg65duTmR/4gW9H6Xn0bOINBB Mdfw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=yYUqquipeoQPcnRt7lZ9vzIvww5WYgXamBzL+agjX+Y=; b=J2QJ29un/PlJz1ivYpM7JheDS5O6ntzdtbkjjRh3lP+hcT8+HlnTF4ibSjXpxDXN/c hqGxiSg08mPES9xeami4GQJJB3vHOQZSBzgph3n+dm93fr/5qDAfBeMtC85RO3vvzvHN UUe+f0Xh3eqxmOdNRFFeaMDbcZV1vVCQK6gX3vtAYm/MVKEfGaDrTs0ym/peWWg9wUik kou3NmTH7mOHaY384C6HpnIIEVqVhiWxk/kPRvJndF2p3PPyzxiLmtrv8e3UegCUD3UT BiIJCfyWy/1O8VOWk+Y3BBR9L3AVKFjqt0VUPyaqm3UTgde9P101qIJ4PPbmIR+HVETQ C8Ng== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=wzHeQ5GS; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id o18si3967473edv.545.2020.06.19.09.00.18; Fri, 19 Jun 2020 09:00:43 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=wzHeQ5GS; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2405350AbgFSPzk (ORCPT + 99 others); Fri, 19 Jun 2020 11:55:40 -0400 Received: from mail.kernel.org ([198.145.29.99]:52658 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2392840AbgFSPVV (ORCPT ); Fri, 19 Jun 2020 11:21:21 -0400 Received: from localhost (83-86-89-107.cable.dynamic.v4.ziggo.nl [83.86.89.107]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 5384A20706; Fri, 19 Jun 2020 15:21:19 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1592580079; bh=rl7zVDYqGxocr79XUZScztG4oxq9RmTVjQCEcsz10+k=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=wzHeQ5GSk7ojWbi/8Znhy7YCFJ3FiaBMXnwtI4A1eTkyk6Z11LzXDIbc/9a1UEGEl kh0u0PKEOPULFOx0SH75kQRSRSDNtCIVT3tkVIsAQ90HoqzzWCoAyxrByyd02iqqWS DDq60NWxW3Zv3rQf6DLTA1tRBsL5COtXRxnrPFdA= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Tian Tao , Gong junjie , Xinliang Liu , Sasha Levin Subject: [PATCH 5.7 084/376] drm/hisilicon: Enforce 128-byte stride alignment to fix the hardware limitation Date: Fri, 19 Jun 2020 16:30:02 +0200 Message-Id: <20200619141714.320930852@linuxfoundation.org> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20200619141710.350494719@linuxfoundation.org> References: <20200619141710.350494719@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Tian Tao [ Upstream commit 9c9a8468de21895abc43f45fc86346467217c986 ] because the hardware limitation,The initial color depth must set to 32bpp and must set the FB Offset of the display hardware to 128Byte alignment, which is used to solve the display problem at 800x600 and 1440x900 resolution under 16bpp. Signed-off-by: Tian Tao Signed-off-by: Gong junjie Acked-by: Xinliang Liu Signed-off-by: Xinliang Liu Link: https://patchwork.freedesktop.org/patch/msgid/1583466184-7060-4-git-send-email-tiantao6@hisilicon.com Signed-off-by: Sasha Levin --- drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c | 9 +++++---- drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c | 4 ++-- drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c | 2 +- 3 files changed, 8 insertions(+), 7 deletions(-) diff --git a/drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c b/drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c index 55b46a7150a5..cc70e836522f 100644 --- a/drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c +++ b/drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_de.c @@ -94,6 +94,10 @@ static int hibmc_plane_atomic_check(struct drm_plane *plane, return -EINVAL; } + if (state->fb->pitches[0] % 128 != 0) { + DRM_DEBUG_ATOMIC("wrong stride with 128-byte aligned\n"); + return -EINVAL; + } return 0; } @@ -119,11 +123,8 @@ static void hibmc_plane_atomic_update(struct drm_plane *plane, writel(gpu_addr, priv->mmio + HIBMC_CRT_FB_ADDRESS); reg = state->fb->width * (state->fb->format->cpp[0]); - /* now line_pad is 16 */ - reg = PADDING(16, reg); - line_l = state->fb->width * state->fb->format->cpp[0]; - line_l = PADDING(16, line_l); + line_l = state->fb->pitches[0]; writel(HIBMC_FIELD(HIBMC_CRT_FB_WIDTH_WIDTH, reg) | HIBMC_FIELD(HIBMC_CRT_FB_WIDTH_OFFS, line_l), priv->mmio + HIBMC_CRT_FB_WIDTH); diff --git a/drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c b/drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c index 222356a4f9a8..79a180ae4509 100644 --- a/drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c +++ b/drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c @@ -94,7 +94,7 @@ static int hibmc_kms_init(struct hibmc_drm_private *priv) priv->dev->mode_config.max_height = 1200; priv->dev->mode_config.fb_base = priv->fb_base; - priv->dev->mode_config.preferred_depth = 24; + priv->dev->mode_config.preferred_depth = 32; priv->dev->mode_config.prefer_shadow = 1; priv->dev->mode_config.funcs = (void *)&hibmc_mode_funcs; @@ -307,7 +307,7 @@ static int hibmc_load(struct drm_device *dev) /* reset all the states of crtc/plane/encoder/connector */ drm_mode_config_reset(dev); - ret = drm_fbdev_generic_setup(dev, 16); + ret = drm_fbdev_generic_setup(dev, dev->mode_config.preferred_depth); if (ret) { DRM_ERROR("failed to initialize fbdev: %d\n", ret); goto err; diff --git a/drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c b/drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c index 99397ac3b363..322bd542e89d 100644 --- a/drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c +++ b/drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c @@ -50,7 +50,7 @@ void hibmc_mm_fini(struct hibmc_drm_private *hibmc) int hibmc_dumb_create(struct drm_file *file, struct drm_device *dev, struct drm_mode_create_dumb *args) { - return drm_gem_vram_fill_create_dumb(file, dev, 0, 16, args); + return drm_gem_vram_fill_create_dumb(file, dev, 0, 128, args); } const struct drm_mode_config_funcs hibmc_mode_funcs = { -- 2.25.1