Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp3590988ybt; Tue, 23 Jun 2020 06:15:47 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwxV15WJX83jLgAADb/9XOL1gklwpIPzBQBK7LhZ3viJfCBrI6poUjk2UTZ9geAequcPglE X-Received: by 2002:a05:6402:1558:: with SMTP id p24mr21405657edx.193.1592918147152; Tue, 23 Jun 2020 06:15:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1592918147; cv=none; d=google.com; s=arc-20160816; b=UkiRN0ObCe1vvH4IazaCiLCo3tMFLX0QJFtQczxle6sPEVu8Iwq8C1bCbtmv8eTrY9 ngUKJLMp9m2h4XRSVbjVCTzZhrGNeqSyprwVHiN8dCaI4f9ZYdtVmV/oHf5P/bAz4YXf uz51qW3cXj9J3TLrDEtUgH2tak17eT7vspTt7ypeqw6YIZIGbv40RjEGPXFzoTmBReYn pW0Ej8NDfW5ltaC56k//1JuCwT7daPOSY6TWSdkwYJYoj0fiBqpkIJ23QJK8tjDL+rs2 T8rWDSQrFVgfoTgQREh94sPTiVpM8mDTTdWqwfbKyMOMtqAnCxHWyxrBWLBJaT8Pu5ep hycQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:organization:from:references:cc:to:subject:ironport-sdr :ironport-sdr; bh=jcRrKiv/+lSFuKt7UwiMsj+SLs7Kf0vWcG8LEIbmBlE=; b=PmvOdAEE+kltvOUdZhgvfaT225nC882H/tgjmPemqZ+zzS9l5xcaaR+9wN+VFbhbfO j7yP9pQP9pR0OqSwMw0SEPMASeJoPJgpGgcNmticyxUIKWzLOIez7Lvs0+w3rNrVoiNl mi2JlXaT/St3X4st011azmb9VDcZJJpaiopJ64DY1Q2/SsJubP0UPntBCcZsQuTk6oxE rlUgpWQ+z8pmY7pxVQp12g6P1WZ/XXSYmogb8hAIviMJgS7TvLIpQcBL3ffVJlI+m3O7 XxztcHTR5TE9eySa+D7UFAIhbVzxHT14jVzsaMt2/uH8ST2jtwape1lSVG7pj0R8JBf0 toow== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id e1si11365574eds.436.2020.06.23.06.15.23; Tue, 23 Jun 2020 06:15:47 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732635AbgFWNN1 (ORCPT + 99 others); Tue, 23 Jun 2020 09:13:27 -0400 Received: from mga07.intel.com ([134.134.136.100]:17374 "EHLO mga07.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725955AbgFWNN0 (ORCPT ); Tue, 23 Jun 2020 09:13:26 -0400 IronPort-SDR: 7Gm3tEZV3EjtHMTJEzAfW3UctKMDaq6HGEZ6Et0EflnJbIxrZRnxqJnGW0dj4digaitFSkwXND cuwvmINQM0bw== X-IronPort-AV: E=McAfee;i="6000,8403,9660"; a="209263120" X-IronPort-AV: E=Sophos;i="5.75,271,1589266800"; d="scan'208";a="209263120" X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga005.jf.intel.com ([10.7.209.41]) by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 23 Jun 2020 06:13:25 -0700 IronPort-SDR: Le9ycPgGvDojUvw7Md80fDMLb9kacjWq24P/YjbEzwBrc835iCcDz4RWW5PN2U2USulevGAv+k jX6e5y9up5jA== X-IronPort-AV: E=Sophos;i="5.75,271,1589266800"; d="scan'208";a="452218159" Received: from likexu-mobl1.ccr.corp.intel.com (HELO [10.249.174.20]) ([10.249.174.20]) by orsmga005-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 23 Jun 2020 06:13:22 -0700 Subject: Re: [PATCH v12 00/11] Guest Last Branch Recording Enabling To: Paolo Bonzini , Peter Zijlstra Cc: Sean Christopherson , Vitaly Kuznetsov , Wanpeng Li , Jim Mattson , Joerg Roedel , ak@linux.intel.com, wei.w.wang@intel.com, linux-kernel@vger.kernel.org, kvm@vger.kernel.org References: <20200613080958.132489-1-like.xu@linux.intel.com> From: Like Xu Organization: Intel OTC Message-ID: Date: Tue, 23 Jun 2020 21:13:20 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:68.0) Gecko/20100101 Thunderbird/68.9.0 MIME-Version: 1.0 In-Reply-To: <20200613080958.132489-1-like.xu@linux.intel.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2020/6/13 16:09, Like Xu wrote: > Hi all, > > Please help review this new version for the Kenrel 5.9 release. > > Now, you may apply the last two qemu-devel patches to the upstream > qemu and try the guest LBR feature with '-cpu host' command line. > > v11->v12 Changelog: > - apply "Signed-off-by" form PeterZ and his codes for the perf subsystem; > - add validity checks before expose LBR via MSR_IA32_PERF_CAPABILITIES; > - refactor MSR_IA32_DEBUGCTLMSR emulation with validity check; > - reorder "perf_event_attr" fields according to how they're declared; > - replace event_is_oncpu() with "event->state" check; > - make LBR emualtion specific to vmx rather than x86 generic; > - move pass-through LBR code to vmx.c instead of pmu_intel.c; > - add vmx_lbr_en/disable_passthrough layer to make code readable; > - rewrite pmu availability check with vmx_passthrough_lbr_msrs(); > > You may check more details in each commit. > > Previous: > https://lore.kernel.org/kvm/20200514083054.62538-1-like.xu@linux.intel.com/ > > --- ... > > Wei Wang (1): > perf/x86: Fix variable types for LBR registers > Like Xu (10): > perf/x86/core: Refactor hw->idx checks and cleanup > perf/x86/lbr: Add interface to get LBR information > perf/x86: Add constraint to create guest LBR event without hw counter > perf/x86: Keep LBR records unchanged in host context for guest usage Hi Peter, Would you like to add "Acked-by" to the first three perf patches ? > KVM: vmx/pmu: Expose LBR to guest via MSR_IA32_PERF_CAPABILITIES > KVM: vmx/pmu: Unmask LBR fields in the MSR_IA32_DEBUGCTLMSR emualtion > KVM: vmx/pmu: Pass-through LBR msrs when guest LBR event is scheduled > KVM: vmx/pmu: Emulate legacy freezing LBRs on virtual PMI > KVM: vmx/pmu: Reduce the overhead of LBR pass-through or cancellation > KVM: vmx/pmu: Release guest LBR event via lazy release mechanism > Hi Paolo, Would you like to take a moment to review the KVM part for this feature ? Thanks, Like Xu > > Qemu-devel: > target/i386: add -cpu,lbr=true support to enable guest LBR > > arch/x86/events/core.c | 26 +-- > arch/x86/events/intel/core.c | 109 ++++++++----- > arch/x86/events/intel/lbr.c | 51 +++++- > arch/x86/events/perf_event.h | 8 +- > arch/x86/include/asm/perf_event.h | 34 +++- > arch/x86/kvm/pmu.c | 12 +- > arch/x86/kvm/pmu.h | 5 + > arch/x86/kvm/vmx/capabilities.h | 23 ++- > arch/x86/kvm/vmx/pmu_intel.c | 253 +++++++++++++++++++++++++++++- > arch/x86/kvm/vmx/vmx.c | 86 +++++++++- > arch/x86/kvm/vmx/vmx.h | 17 ++ > arch/x86/kvm/x86.c | 13 -- > 12 files changed, 559 insertions(+), 78 deletions(-) >