Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp3822155ybt; Tue, 23 Jun 2020 11:32:45 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwh+LdtL8mAifJJJ7A6EZagjVnI6tqimhNrhZWN0ql+gE5g1Jn5+B5aSBwPAZNxgf+RvYks X-Received: by 2002:a50:c013:: with SMTP id r19mr22123726edb.340.1592937165404; Tue, 23 Jun 2020 11:32:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1592937165; cv=none; d=google.com; s=arc-20160816; b=tNg6uxs/OCOWiYdImvs2VmqLWa2PzjPQV0WaNv3418iqba6xYPjXroceKG78Lp2sdD SIb+j/DJgVm5rWzgbRlQKJ8CJ8HsdQ7LTGD3YXrfWTFHFYeVBThIlmLoD/VtD2F++TVN 5/iAygpDAoOTU0EXGtHnh/YWgO8M0No71co0tuALtXduUIKA3gMTobAJkiofn2dMUQiH IpKxTbR1FDqWpIJZmwmjTFsCI0ALMdwnAXdv/JPUGUdP0b1yMJ40BLdx0Q8TfBi7i/qo 1PFsgR4JaQR+e8ODm0S4TGu8ERG6bBYk7rvVbr39VEMTRoUFXMW+2nbmj1VXRlsnxm59 o/wg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=LMONEuhkBeGmM9/IRtSeeScul9M0CN/hqBwkWKpwVZM=; b=evNk4aP8nmYKRXZpzq1i45l/iaotaIVrSS2qGIFw0p+z09ie4dJnbv1XB4lTLm9fz6 aL/b7aAYyGQndLH3ij30x+zd33V1lIxTZKKOynP1nMkRq2GuZZttcMIzT2O1C9Yvn861 yoS+fwy8fg2dS8J0DhozqQhvhLNE0HQgchR5V2iYyNbwUr0qAlE2OO65hQhSqAw9tGrd CWYWtzca0WzGg6g9/eu1b/MTwCwDBNNUbRagnFgvxNWNlsE0u5YIa2NXb3Eaor6fwaQs I2jV5CBoD6o4sWvv1ZRhb1eeagLTrBI8iVrSqCbTGcYzacVA54Y1HKSPhjO2Yd6UWiTU Bzow== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=cipG5pTh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w21si3599458ejb.182.2020.06.23.11.32.22; Tue, 23 Jun 2020 11:32:45 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=cipG5pTh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1733149AbgFWSbi (ORCPT + 99 others); Tue, 23 Jun 2020 14:31:38 -0400 Received: from fllv0016.ext.ti.com ([198.47.19.142]:48082 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1733105AbgFWSbg (ORCPT ); Tue, 23 Jun 2020 14:31:36 -0400 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 05NIVRRq046898; Tue, 23 Jun 2020 13:31:27 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1592937087; bh=LMONEuhkBeGmM9/IRtSeeScul9M0CN/hqBwkWKpwVZM=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=cipG5pThxA1HOsrWEXZd21Je8CdCG8dmKcAYWO8FJUJnYZUAS/nuQqwuqa/rGluZ9 lwXsviazylW6rTguXE3XojfhwkDD1T/Ko+vhttjGfUOVXc8/tm5jTun6xHO4BnT1ki 3eM6wvbBPuP+Q90YvlY7XOU1CUlqyKLq8tRIapFg= Received: from DLEE114.ent.ti.com (dlee114.ent.ti.com [157.170.170.25]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 05NIVRJQ050120 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 23 Jun 2020 13:31:27 -0500 Received: from DLEE105.ent.ti.com (157.170.170.35) by DLEE114.ent.ti.com (157.170.170.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Tue, 23 Jun 2020 13:31:27 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Tue, 23 Jun 2020 13:31:27 -0500 Received: from pratyush-OptiPlex-790.dhcp.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 05NIUVJO000942; Tue, 23 Jun 2020 13:31:22 -0500 From: Pratyush Yadav To: Tudor Ambarus , Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , Mark Brown , Nicolas Ferre , Alexandre Belloni , Ludovic Desroches , Matthias Brugger , Michal Simek , , , , , CC: Pratyush Yadav , Sekhar Nori , Boris Brezillon Subject: [PATCH v10 10/17] mtd: spi-nor: core: enable octal DTR mode when possible Date: Wed, 24 Jun 2020 00:00:23 +0530 Message-ID: <20200623183030.26591-11-p.yadav@ti.com> X-Mailer: git-send-email 2.25.0 In-Reply-To: <20200623183030.26591-1-p.yadav@ti.com> References: <20200623183030.26591-1-p.yadav@ti.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Allow flashes to specify a hook to enable octal DTR mode. Use this hook whenever possible to get optimal transfer speeds. Signed-off-by: Pratyush Yadav --- drivers/mtd/spi-nor/core.c | 35 +++++++++++++++++++++++++++++++++++ drivers/mtd/spi-nor/core.h | 2 ++ 2 files changed, 37 insertions(+) diff --git a/drivers/mtd/spi-nor/core.c b/drivers/mtd/spi-nor/core.c index 5f7e4a5c33bc..4a1f6b343534 100644 --- a/drivers/mtd/spi-nor/core.c +++ b/drivers/mtd/spi-nor/core.c @@ -3097,6 +3097,35 @@ static int spi_nor_init_params(struct spi_nor *nor) return 0; } +/** spi_nor_octal_dtr_enable() - enable Octal DTR I/O if needed + * @nor: pointer to a 'struct spi_nor' + * @enable: whether to enable or disable Octal DTR + * + * Return: 0 on success, -errno otherwise. + */ +static int spi_nor_octal_dtr_enable(struct spi_nor *nor, bool enable) +{ + int ret; + + if (!nor->params->octal_dtr_enable) + return 0; + + if (!(nor->read_proto == SNOR_PROTO_8_8_8_DTR && + nor->write_proto == SNOR_PROTO_8_8_8_DTR)) + return 0; + + ret = nor->params->octal_dtr_enable(nor, enable); + if (ret) + return ret; + + if (enable) + nor->reg_proto = SNOR_PROTO_8_8_8_DTR; + else + nor->reg_proto = SNOR_PROTO_1_1_1; + + return 0; +} + /** * spi_nor_quad_enable() - enable Quad I/O if needed. * @nor: pointer to a 'struct spi_nor' @@ -3136,6 +3165,12 @@ static int spi_nor_init(struct spi_nor *nor) { int err; + err = spi_nor_octal_dtr_enable(nor, true); + if (err) { + dev_dbg(nor->dev, "octal mode not supported\n"); + return err; + } + err = spi_nor_quad_enable(nor); if (err) { dev_dbg(nor->dev, "quad mode not supported\n"); diff --git a/drivers/mtd/spi-nor/core.h b/drivers/mtd/spi-nor/core.h index 7e6df8322da0..6338d32a0d77 100644 --- a/drivers/mtd/spi-nor/core.h +++ b/drivers/mtd/spi-nor/core.h @@ -203,6 +203,7 @@ struct spi_nor_locking_ops { * higher index in the array, the higher priority. * @erase_map: the erase map parsed from the SFDP Sector Map Parameter * Table. + * @octal_dtr_enable: enables SPI NOR octal DTR mode. * @quad_enable: enables SPI NOR quad mode. * @set_4byte_addr_mode: puts the SPI NOR in 4 byte addressing mode. * @convert_addr: converts an absolute address into something the flash @@ -226,6 +227,7 @@ struct spi_nor_flash_parameter { struct spi_nor_erase_map erase_map; + int (*octal_dtr_enable)(struct spi_nor *nor, bool enable); int (*quad_enable)(struct spi_nor *nor); int (*set_4byte_addr_mode)(struct spi_nor *nor, bool enable); u32 (*convert_addr)(struct spi_nor *nor, u32 addr); -- 2.27.0