Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp3823553ybt; Tue, 23 Jun 2020 11:34:51 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxFQvgvxn9bg2KykSIn09y/yf1QYGpb+Z7izY6WWI6y4hlXKyayuO3Iy2Tyfltryvd+3mwz X-Received: by 2002:a17:906:f183:: with SMTP id gs3mr11389682ejb.361.1592937291727; Tue, 23 Jun 2020 11:34:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1592937291; cv=none; d=google.com; s=arc-20160816; b=IuyPWfQX7Yd+j2XFhSIZXb2Q7hZSqm+Ypu1PGxcw6d7ug/brK7CT1k+Fu9tZU9hrK0 w/8j3745fMDfMbCCf1pNSq6y+6FpnZZp52um4i5YZ+THKmmbciCK+QuGHyCur6XbYiCk BLrC3cRYroF+mI9GKC1Q1AKgDwD4QLFSltq5+/V6MHsUEERuDap7BcyvN0vtvHDZh1ZL 7ocNwBDYOCvOzuEjV4C0kVgsDGbPTTYll1QPCF76yw+XUqFBmX/rScWkbhfVajp3LysB 9RLTvY+dnJxvxpkaRY2CcQb91H+XhQdwRSMSG1jVvhsM2nALXiD9yCyoXn+i6+X14nDU q5hg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=+9NIrA4n9jHaA7m5shuw6eaiav9h5E9T8IhlYODPiN0=; b=mGJm2yxWecLt0uh36U1V7TrzdFXBe3s0bm14PA2ggzRvkDbqD7sAzkTvN0J2ywLBLj qFHbaKpvSgyaYtTTrO5IzRZ5TILQVkvmJptVCTd2YlMyFJvIyr9GcAlAm3h+ldNVAydp 5tdJEba6UcfK7NfaiGoacGI7njJ89akZ+9gqx+ZxTrLlJ3jKBBl5U66usLNDy2DPR+5H o+CD1j3/zcoP6lteBz/XcE/g2SW8inPp8QhOQqJyW6UanstmVp3egF1mTHX6NbC27Mlu LvSZiEkOQJZ+o+QStS1/Xuu0pFdzXNb54R56w3hyGRjQ8T5mUlkZWZWz9Q/jQ2usowRY jSoA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=nKA+TYK4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s14si328656ejx.43.2020.06.23.11.34.28; Tue, 23 Jun 2020 11:34:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=nKA+TYK4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387669AbgFWSbz (ORCPT + 99 others); Tue, 23 Jun 2020 14:31:55 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:54662 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2387656AbgFWSbw (ORCPT ); Tue, 23 Jun 2020 14:31:52 -0400 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 05NIVgfs015503; Tue, 23 Jun 2020 13:31:42 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1592937102; bh=+9NIrA4n9jHaA7m5shuw6eaiav9h5E9T8IhlYODPiN0=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=nKA+TYK41YcspvuVCTDFc02e+otO+XksqUfFCrEafnMU2k7RsWO6KcRsoGYOY2jOd YdzT2fZxverlHzWgJuvugXdNO/GHgcP/pWkMAFnYknI25VkKPq8e5pzhKs+SN1EgYE 75SkYACyU2timMHAcKWyVUfh7+JgLDC3Pq8ZmL48= Received: from DFLE115.ent.ti.com (dfle115.ent.ti.com [10.64.6.36]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 05NIVgkL050364 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 23 Jun 2020 13:31:42 -0500 Received: from DFLE101.ent.ti.com (10.64.6.22) by DFLE115.ent.ti.com (10.64.6.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Tue, 23 Jun 2020 13:31:42 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DFLE101.ent.ti.com (10.64.6.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Tue, 23 Jun 2020 13:31:42 -0500 Received: from pratyush-OptiPlex-790.dhcp.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 05NIUVJR000942; Tue, 23 Jun 2020 13:31:37 -0500 From: Pratyush Yadav To: Tudor Ambarus , Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , Mark Brown , Nicolas Ferre , Alexandre Belloni , Ludovic Desroches , Matthias Brugger , Michal Simek , , , , , CC: Pratyush Yadav , Sekhar Nori , Boris Brezillon Subject: [PATCH v10 13/17] mtd: spi-nor: core: perform a Soft Reset on shutdown Date: Wed, 24 Jun 2020 00:00:26 +0530 Message-ID: <20200623183030.26591-14-p.yadav@ti.com> X-Mailer: git-send-email 2.25.0 In-Reply-To: <20200623183030.26591-1-p.yadav@ti.com> References: <20200623183030.26591-1-p.yadav@ti.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Perform a Soft Reset on shutdown on flashes that support it so that the flash can be reset to its initial state and any configurations made by spi-nor (given that they're only done in volatile registers) will be reset. This will hand back the flash in pristine state for any further operations on it. Signed-off-by: Pratyush Yadav --- drivers/mtd/spi-nor/core.c | 42 +++++++++++++++++++++++++++++++++++++ include/linux/mtd/spi-nor.h | 2 ++ 2 files changed, 44 insertions(+) diff --git a/drivers/mtd/spi-nor/core.c b/drivers/mtd/spi-nor/core.c index 4a1f6b343534..27ad9bab06dc 100644 --- a/drivers/mtd/spi-nor/core.c +++ b/drivers/mtd/spi-nor/core.c @@ -40,6 +40,9 @@ #define SPI_NOR_MAX_ADDR_WIDTH 4 +#define SPI_NOR_SRST_SLEEP_MIN 200 +#define SPI_NOR_SRST_SLEEP_MAX 400 + /** * spi_nor_get_cmd_ext() - Get the command opcode extension based on the * extension type. @@ -3201,6 +3204,41 @@ static int spi_nor_init(struct spi_nor *nor) return 0; } +static void spi_nor_soft_reset(struct spi_nor *nor) +{ + struct spi_mem_op op; + int ret; + + op = (struct spi_mem_op)SPI_MEM_OP(SPI_MEM_OP_CMD(SPINOR_OP_SRSTEN, 8), + SPI_MEM_OP_NO_DUMMY, + SPI_MEM_OP_NO_ADDR, + SPI_MEM_OP_NO_DATA); + spi_nor_spimem_setup_op(nor, &op, SNOR_PROTO_8_8_8_DTR); + ret = spi_mem_exec_op(nor->spimem, &op); + if (ret) { + dev_warn(nor->dev, "Software reset failed: %d\n", ret); + return; + } + + op = (struct spi_mem_op)SPI_MEM_OP(SPI_MEM_OP_CMD(SPINOR_OP_SRST, 8), + SPI_MEM_OP_NO_DUMMY, + SPI_MEM_OP_NO_ADDR, + SPI_MEM_OP_NO_DATA); + spi_nor_spimem_setup_op(nor, &op, SNOR_PROTO_8_8_8_DTR); + ret = spi_mem_exec_op(nor->spimem, &op); + if (ret) { + dev_warn(nor->dev, "Software reset failed: %d\n", ret); + return; + } + + /* + * Software Reset is not instant, and the delay varies from flash to + * flash. Looking at a few flashes, most range somewhere below 100 + * microseconds. So, sleep for a range of 200-400 us. + */ + usleep_range(SPI_NOR_SRST_SLEEP_MIN, SPI_NOR_SRST_SLEEP_MAX); +} + /* mtd resume handler */ static void spi_nor_resume(struct mtd_info *mtd) { @@ -3220,6 +3258,10 @@ void spi_nor_restore(struct spi_nor *nor) if (nor->addr_width == 4 && !(nor->flags & SNOR_F_4B_OPCODES) && nor->flags & SNOR_F_BROKEN_RESET) nor->params->set_4byte_addr_mode(nor, false); + + if (nor->info->flags & SPI_NOR_OCTAL_DTR_READ && + nor->flags & SNOR_F_SOFT_RESET) + spi_nor_soft_reset(nor); } EXPORT_SYMBOL_GPL(spi_nor_restore); diff --git a/include/linux/mtd/spi-nor.h b/include/linux/mtd/spi-nor.h index cd549042c53d..299685d15dc2 100644 --- a/include/linux/mtd/spi-nor.h +++ b/include/linux/mtd/spi-nor.h @@ -51,6 +51,8 @@ #define SPINOR_OP_CLFSR 0x50 /* Clear flag status register */ #define SPINOR_OP_RDEAR 0xc8 /* Read Extended Address Register */ #define SPINOR_OP_WREAR 0xc5 /* Write Extended Address Register */ +#define SPINOR_OP_SRSTEN 0x66 /* Software Reset Enable */ +#define SPINOR_OP_SRST 0x99 /* Software Reset */ /* 4-byte address opcodes - used on Spansion and some Macronix flashes. */ #define SPINOR_OP_READ_4B 0x13 /* Read data bytes (low frequency) */ -- 2.27.0