Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp114472ybt; Tue, 23 Jun 2020 16:51:39 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyCGCzyMMrnNf04MBY5EX74oshbHXZ2ZqUzE12eFUxW7fyQjFqteyP5Y068komA6glVZNq7 X-Received: by 2002:a17:906:3653:: with SMTP id r19mr21336925ejb.246.1592956298927; Tue, 23 Jun 2020 16:51:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1592956298; cv=none; d=google.com; s=arc-20160816; b=m1bxAwvLIrHoBySsre5Yg47Ax0R0Vz6aggh8udoX3xgbq+FPMopwTsXYZB+cq6UCrc IHQ2grk/WMp/2Ogp+Ui5tWcMeOxLDhLUrje63ZV0ZTLaK9v+aTGkydbY0I+2nPh9+ldh PqZpBXzJgvpALa/dBYtdI/ynHapq6alXxwpjUqABUP4hnVUPKNfOgh/JwAbNZZjAIfSb ZwUKQyatFYjcGGapuYdCsu8LJcICpfdrjeivQbG2fkvq1mZw3AR50sTJVJhGjOvi3t+t wfkyLRCfWKCABX6Ek9gJyf0BdrpHU/a3QEpwKylm2nDZ/OPB5UJ2wYHT2+Z+3G7y3nAH Vpvw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:subject:cc:to :from:date:dkim-signature; bh=anHqpsIOg29CFEU2etE+Cj910YIuB0GHqtlZ+BQBeK8=; b=L/i3VomVC/mxxn6Autib04zHw7/kOUd06irqVvpNz4owthJ8lIiKBJkL9gB/Fmyz7o 0CQZpfCNsYI/YVwjdOyGFGwZxngwSuBwbDEAlRmUA6A6Wl6TzRNCI9NdaBiEBRuqocW+ Y6F7EKkK409h1fQPCEXootHzsickB/fqEvDf/ujOXEmfdHTbpxTs9o7Kd5F1ukd9hFXl lS/Vc713MnEWJ56ZiGXTl7Oy1fIobxuM0OfklNzqIxz7AJS+L+lAAWClFQcp1sjI5Dbv u6UrNrt79HRfnVK9X8Tkf3RFmnkgamTZu8UOMmWqYC7eAG6uR9LcaXBGTTNKi7VrZPne Jpkw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@canb.auug.org.au header.s=201702 header.b=H53XN9E0; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a41si3896923edf.30.2020.06.23.16.51.07; Tue, 23 Jun 2020 16:51:38 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@canb.auug.org.au header.s=201702 header.b=H53XN9E0; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387739AbgFWXuM (ORCPT + 99 others); Tue, 23 Jun 2020 19:50:12 -0400 Received: from bilbo.ozlabs.org ([203.11.71.1]:38443 "EHLO ozlabs.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2387520AbgFWXuL (ORCPT ); Tue, 23 Jun 2020 19:50:11 -0400 Received: from authenticated.ozlabs.org (localhost [127.0.0.1]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange ECDHE (P-256) server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by mail.ozlabs.org (Postfix) with ESMTPSA id 49s31D3pffz9sRN; Wed, 24 Jun 2020 09:50:08 +1000 (AEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=canb.auug.org.au; s=201702; t=1592956208; bh=rIYUqM55iZRUKTgs1OeVsUpfCHoMePynkq5HGZEaoRc=; h=Date:From:To:Cc:Subject:From; b=H53XN9E0sKRnF9ANEyixCPVRwQ4YxmH5dXH5uRImzLNdMnl7nZl4VanMefGqpZr1d P9Je1hOoHdqJ+oYu/z5CZUsc/4TIZrxXzFjRsLvxXjn0RWEx2gZoWopoFjEgPuuE7S BNY4+2KkeF0EUgiaNt5b7Ty+zHP9/kM9TJmRn+SLaeK/PGR8pz5f1d14IMzyUSbo7t asgc4ZvgoxxzHJ5mQwxUPuuFR+xQU/Tp/VnplCnxpvPVWW+CT9EXCO+AOQCVTrsGuI jGadgedHWWjyPgpxp0XXHDmEp4NpKJ2q1XwPvmCohqVgFAMmB2/Iuu1J9w2zFiVPCZ n2jCRu1ztkfsw== Date: Wed, 24 Jun 2020 09:50:07 +1000 From: Stephen Rothwell To: Shawn Guo Cc: Linux Next Mailing List , Linux Kernel Mailing List , Tim Harvey Subject: linux-next: build warnings after merge of the imx-mxs tree Message-ID: <20200624095007.141f0357@canb.auug.org.au> MIME-Version: 1.0 Content-Type: multipart/signed; boundary="Sig_/oWW0+F3PNWuSrDmudtXDoce"; protocol="application/pgp-signature"; micalg=pgp-sha256 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org --Sig_/oWW0+F3PNWuSrDmudtXDoce Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: quoted-printable Hi all, After merging the imx-mxs tree, today's linux-next build (arm multi_v7_defconfig) produced these warnings: arch/arm/boot/dts/imx6qdl-gw53xx.dtsi:350.4-27: Warning (reg_format): /soc/= pcie@1ffc000/pcie@0,0,0/pcie@1,0,0:reg: property has invalid length (20 byt= es) (#address-cells =3D=3D 2, #size-cells =3D=3D 1) arch/arm/boot/dts/imx6qdl-gw53xx.dtsi:353.5-28: Warning (reg_format): /soc/= pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,4,0:reg: property has invalid len= gth (20 bytes) (#address-cells =3D=3D 2, #size-cells =3D=3D 1) arch/arm/boot/dts/imx6qdl-gw53xx.dtsi:356.6-29: Warning (reg_format): /soc/= pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,4,0/pcie@4,0,0:reg: property has = invalid length (20 bytes) (#address-cells =3D=3D 2, #size-cells =3D=3D 1) arch/arm/boot/dts/imx6dl-gw53xx.dtb: Warning (pci_device_bus_num): Failed p= rerequisite 'reg_format' arch/arm/boot/dts/imx6dl-gw53xx.dtb: Warning (i2c_bus_reg): Failed prerequi= site 'reg_format' arch/arm/boot/dts/imx6dl-gw53xx.dtb: Warning (spi_bus_reg): Failed prerequi= site 'reg_format' arch/arm/boot/dts/imx6qdl-gw53xx.dtsi:349.14-360.5: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0: Relying on default #ad= dress-cells value arch/arm/boot/dts/imx6qdl-gw53xx.dtsi:349.14-360.5: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0: Relying on default #si= ze-cells value arch/arm/boot/dts/imx6qdl-gw53xx.dtsi:352.15-359.6: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,4,0: Relying on = default #address-cells value arch/arm/boot/dts/imx6qdl-gw53xx.dtsi:352.15-359.6: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,4,0: Relying on = default #size-cells value arch/arm/boot/dts/imx6qdl-gw53xx.dtsi:355.22-358.7: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,4,0/pcie@4,0,0: = Relying on default #address-cells value arch/arm/boot/dts/imx6qdl-gw53xx.dtsi:355.22-358.7: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,4,0/pcie@4,0,0: = Relying on default #size-cells value arch/arm/boot/dts/imx6qdl-gw54xx.dtsi:407.4-27: Warning (reg_format): /soc/= pcie@1ffc000/pcie@0,0,0/pcie@1,0,0:reg: property has invalid length (20 byt= es) (#address-cells =3D=3D 2, #size-cells =3D=3D 1) arch/arm/boot/dts/imx6qdl-gw54xx.dtsi:410.5-28: Warning (reg_format): /soc/= pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,8,0:reg: property has invalid len= gth (20 bytes) (#address-cells =3D=3D 2, #size-cells =3D=3D 1) arch/arm/boot/dts/imx6qdl-gw54xx.dtsi:413.6-29: Warning (reg_format): /soc/= pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,8,0/pcie@8,0,0:reg: property has = invalid length (20 bytes) (#address-cells =3D=3D 2, #size-cells =3D=3D 1) arch/arm/boot/dts/imx6dl-gw54xx.dtb: Warning (pci_device_bus_num): Failed p= rerequisite 'reg_format' arch/arm/boot/dts/imx6dl-gw54xx.dtb: Warning (i2c_bus_reg): Failed prerequi= site 'reg_format' arch/arm/boot/dts/imx6dl-gw54xx.dtb: Warning (spi_bus_reg): Failed prerequi= site 'reg_format' arch/arm/boot/dts/imx6qdl-gw54xx.dtsi:406.14-417.5: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0: Relying on default #ad= dress-cells value arch/arm/boot/dts/imx6qdl-gw54xx.dtsi:406.14-417.5: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0: Relying on default #si= ze-cells value arch/arm/boot/dts/imx6qdl-gw54xx.dtsi:409.15-416.6: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,8,0: Relying on = default #address-cells value arch/arm/boot/dts/imx6qdl-gw54xx.dtsi:409.15-416.6: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,8,0: Relying on = default #size-cells value arch/arm/boot/dts/imx6qdl-gw54xx.dtsi:412.22-415.7: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,8,0/pcie@8,0,0: = Relying on default #address-cells value arch/arm/boot/dts/imx6qdl-gw54xx.dtsi:412.22-415.7: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,8,0/pcie@8,0,0: = Relying on default #size-cells value arch/arm/boot/dts/imx6qdl-gw53xx.dtsi:350.4-27: Warning (reg_format): /soc/= pcie@1ffc000/pcie@0,0,0/pcie@1,0,0:reg: property has invalid length (20 byt= es) (#address-cells =3D=3D 2, #size-cells =3D=3D 1) arch/arm/boot/dts/imx6qdl-gw53xx.dtsi:353.5-28: Warning (reg_format): /soc/= pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,4,0:reg: property has invalid len= gth (20 bytes) (#address-cells =3D=3D 2, #size-cells =3D=3D 1) arch/arm/boot/dts/imx6qdl-gw53xx.dtsi:356.6-29: Warning (reg_format): /soc/= pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,4,0/pcie@4,0,0:reg: property has = invalid length (20 bytes) (#address-cells =3D=3D 2, #size-cells =3D=3D 1) arch/arm/boot/dts/imx6q-gw53xx.dtb: Warning (pci_device_bus_num): Failed pr= erequisite 'reg_format' arch/arm/boot/dts/imx6q-gw53xx.dtb: Warning (i2c_bus_reg): Failed prerequis= ite 'reg_format' arch/arm/boot/dts/imx6q-gw53xx.dtb: Warning (spi_bus_reg): Failed prerequis= ite 'reg_format' arch/arm/boot/dts/imx6qdl-gw53xx.dtsi:349.14-360.5: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0: Relying on default #ad= dress-cells value arch/arm/boot/dts/imx6qdl-gw53xx.dtsi:349.14-360.5: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0: Relying on default #si= ze-cells value arch/arm/boot/dts/imx6qdl-gw53xx.dtsi:352.15-359.6: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,4,0: Relying on = default #address-cells value arch/arm/boot/dts/imx6qdl-gw53xx.dtsi:352.15-359.6: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,4,0: Relying on = default #size-cells value arch/arm/boot/dts/imx6qdl-gw53xx.dtsi:355.22-358.7: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,4,0/pcie@4,0,0: = Relying on default #address-cells value arch/arm/boot/dts/imx6qdl-gw53xx.dtsi:355.22-358.7: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,4,0/pcie@4,0,0: = Relying on default #size-cells value arch/arm/boot/dts/imx6qdl-gw54xx.dtsi:407.4-27: Warning (reg_format): /soc/= pcie@1ffc000/pcie@0,0,0/pcie@1,0,0:reg: property has invalid length (20 byt= es) (#address-cells =3D=3D 2, #size-cells =3D=3D 1) arch/arm/boot/dts/imx6qdl-gw54xx.dtsi:410.5-28: Warning (reg_format): /soc/= pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,8,0:reg: property has invalid len= gth (20 bytes) (#address-cells =3D=3D 2, #size-cells =3D=3D 1) arch/arm/boot/dts/imx6qdl-gw54xx.dtsi:413.6-29: Warning (reg_format): /soc/= pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,8,0/pcie@8,0,0:reg: property has = invalid length (20 bytes) (#address-cells =3D=3D 2, #size-cells =3D=3D 1) arch/arm/boot/dts/imx6q-gw54xx.dtb: Warning (pci_device_bus_num): Failed pr= erequisite 'reg_format' arch/arm/boot/dts/imx6q-gw54xx.dtb: Warning (i2c_bus_reg): Failed prerequis= ite 'reg_format' arch/arm/boot/dts/imx6q-gw54xx.dtb: Warning (spi_bus_reg): Failed prerequis= ite 'reg_format' arch/arm/boot/dts/imx6qdl-gw54xx.dtsi:406.14-417.5: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0: Relying on default #ad= dress-cells value arch/arm/boot/dts/imx6qdl-gw54xx.dtsi:406.14-417.5: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0: Relying on default #si= ze-cells value arch/arm/boot/dts/imx6qdl-gw54xx.dtsi:409.15-416.6: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,8,0: Relying on = default #address-cells value arch/arm/boot/dts/imx6qdl-gw54xx.dtsi:409.15-416.6: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,8,0: Relying on = default #size-cells value arch/arm/boot/dts/imx6qdl-gw54xx.dtsi:412.22-415.7: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,8,0/pcie@8,0,0: = Relying on default #address-cells value arch/arm/boot/dts/imx6qdl-gw54xx.dtsi:412.22-415.7: Warning (avoid_default_= addr_size): /soc/pcie@1ffc000/pcie@0,0,0/pcie@1,0,0/pcie@2,8,0/pcie@8,0,0: = Relying on default #size-cells value Introduced by commits 26d7c769d460 ("ARM: dts: imx6qdl-gw53xx: allow boot firmware to set eth1 = MAC") 48d799918adf ("ARM: dts: imx6qdl-gw54xx: allow boot firmware to set eth1 = MAC") --=20 Cheers, Stephen Rothwell --Sig_/oWW0+F3PNWuSrDmudtXDoce Content-Type: application/pgp-signature Content-Description: OpenPGP digital signature -----BEGIN PGP SIGNATURE----- iQEzBAEBCAAdFiEENIC96giZ81tWdLgKAVBC80lX0GwFAl7ylS8ACgkQAVBC80lX 0Gx/WAf/bNJPU9kMjyLmibxhDiwXyRQSxQHYl8VfzrXZIh7WSZ4SoxLFcK0FhEwp HKqN9NklECkvNFYWxm+gwK68D2zF4ZTl0zGSbNY/XRIpoHZCLBg7O8zr6MKJoYiE bbloanSazVEPlkvIy/diNMe3S4iQ7MQ+WGaLTl5fd2b476URMrMyJ8JpYK/PIqT3 QUNZcUBcfueXJIYlzfk+KtNsCsujBeXTzhRnT65g+fiDJR8WQFiWX90xDI9H27Wq A1Vh7wobktuq9BjI1i+OusEy4At4Hs+rLBtLPYq2TCn3PFq2M1uFYgowTAZNGiwO o04Ja3sYsrn0BD39Jksa1EgQfbKsvA== =FRui -----END PGP SIGNATURE----- --Sig_/oWW0+F3PNWuSrDmudtXDoce--