Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp318996ybt; Tue, 23 Jun 2020 23:28:55 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy8SpZUTcXxylDjn51yT3UhXvE7DrOPo95v3sCpULgAhquUyiEHaWKPoI1QqYCwUjsERr48 X-Received: by 2002:a50:aacc:: with SMTP id r12mr25191703edc.219.1592980135456; Tue, 23 Jun 2020 23:28:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1592980135; cv=none; d=google.com; s=arc-20160816; b=pNZ/tzvfIrC67eHR51PmKqpvR8hJ4+E4Zlnuj9XFca98EVORUrs7KdGqdr5VOWLhAP OOE78LZwIxo/zTaniqFTi0QO19yv4LCnYcOgdSkT3UL8dSP+r7BW3lKMFVaBVDQ1Mj0K dNVNte+1K4HgK86qYfwlnUnLYaGi68qzCcvSNy5mn/6JQMv1/QTSny/UFFMhOLLvyWZN 3XTZAptMFPhM8DK9PFXKk9BS6PaTkdx124tDSv9MO8Laq6pBjwamNMN/KSUyWQFk1baa Ult5FWWg9vjdNhzeJSf8+JV/31+eWfhckjdPm+p62Toe/tEIMa73ynH7NFPe3y6IavVG Gy3g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=IeFAcmlPcFBcL391CclzBcYNZ0kQLKelbZVf7iyXvbQ=; b=P3SwPnNBxr31O4rSDCvX2ttdwc/opUsyzGxeZuBavyGlStvxbAtrAi4prORq62ug/f M3ji0RtAGic7wr6oSugGm22qtcabOySLdl0O7Tw7UoO2QOyOtnDQceSdaiDl0c3ooJIk IQBwJrQcNxv5xaIpXBhjUwg3cBxaCZyZUnMrDixhGUz/3MXLPitV5zda01afwKblr+uE HF379nR9qVciDUJVspNZyefXY/gNRncz5/tvXTWHJsOVlxtJG3xAvk+tXXzF9gTP1fb9 e5Bxg2uAnNdeBOlrxeq+9ZqazChYmAdJS8kvhKPkFvB4AijpGUqCN09oaGOQc8+kTiUK iEeQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=bXgvbwzE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id oi20si11949758ejb.571.2020.06.23.23.28.31; Tue, 23 Jun 2020 23:28:55 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=bXgvbwzE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389163AbgFXGYt (ORCPT + 99 others); Wed, 24 Jun 2020 02:24:49 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60566 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2389161AbgFXGYq (ORCPT ); Wed, 24 Jun 2020 02:24:46 -0400 Received: from mail-qt1-x842.google.com (mail-qt1-x842.google.com [IPv6:2607:f8b0:4864:20::842]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5954AC061573 for ; Tue, 23 Jun 2020 23:24:46 -0700 (PDT) Received: by mail-qt1-x842.google.com with SMTP id v19so838060qtq.10 for ; Tue, 23 Jun 2020 23:24:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=IeFAcmlPcFBcL391CclzBcYNZ0kQLKelbZVf7iyXvbQ=; b=bXgvbwzErNnmUR/gkVDFaUZUc5XjS262NZ0VGDMNQ+SbagcfH8Ax4pUrOVqJrrk8qf a36EPVt0pmNbcxo0TVbFBFj65HbbQOwA9towtA4H99YYcwAk/q2cO39sN4L/ZjB6Vo++ hpkA1AK+yaRjFmMCe6i7JqBLDsyygG1EDhYv37rS8vUP5cnE+PD7y6HRC3wy0vBmkozb 1iZYlHPtMBCni9V841A0MefnIEXWWhB+8bKO+T9yX4OEUspOpNdF3uGes1kIPF/etmvs s85IQB04JVaN16wOeHsQ7jB7XYW90NAHGfhu/3q/PVVLLX3gvTgOHC/xoTCxB1G9MAG8 DSBw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=IeFAcmlPcFBcL391CclzBcYNZ0kQLKelbZVf7iyXvbQ=; b=m9fc/BxNaTDhhLygoS3fvXuKsb6gMX53k/sUWS6XvhkMtR2cHMo6YBxnj9nDIQuFAq dt0A3MBMvLTJjc8O2PmTUn4wWyz2z4N3Mt6IQ7eEsMIs8Grf+x0kGLxYLx79tcJLYY43 u/rBEQhgqrczjUb77aV788xQy22pMkMtA96YnSfEbWFDZWAjsL0qU1akmLwIOaeU0OFo A9QFRQvhKYp1RWszFLUlqAakTgW0P854WJKIZi0Pf8rN4GG/YV3EFDd0h/ctvP5BdWvy r8rQ5aQi23ifOb9MqIvK2UgFrvr8hcQJTLUvfKyd1hfVCVts4my05JN0uqYyY8VhK2Lt +jDw== X-Gm-Message-State: AOAM533K6yRCI300jD67f1h1RL3VxFA03N5WvFqVzYv9gFdjrAhO93yw FLR1g9IIoCWFknxO3OpqEa+yR0zA X-Received: by 2002:ac8:33f8:: with SMTP id d53mr24168464qtb.80.1592979885652; Tue, 23 Jun 2020 23:24:45 -0700 (PDT) Received: from LeoBras.ibmuc.com (179-125-148-1.dynamic.desktop.com.br. [179.125.148.1]) by smtp.gmail.com with ESMTPSA id n2sm2489727qtp.45.2020.06.23.23.24.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Jun 2020 23:24:45 -0700 (PDT) From: Leonardo Bras To: Michael Ellerman , Benjamin Herrenschmidt , Paul Mackerras , Leonardo Bras , Alexey Kardashevskiy , Thiago Jung Bauermann , Ram Pai Cc: linuxppc-dev@lists.ozlabs.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 6/6] powerpc/pseries/iommu: Avoid errors when DDW starts at 0x00 Date: Wed, 24 Jun 2020 03:24:11 -0300 Message-Id: <20200624062411.367796-7-leobras.c@gmail.com> X-Mailer: git-send-email 2.25.4 In-Reply-To: <20200624062411.367796-1-leobras.c@gmail.com> References: <20200624062411.367796-1-leobras.c@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org As of today, enable_ddw() will return a non-null DMA address if the created DDW maps the whole partition. If the address is valid, iommu_bypass_supported_pSeriesLP() will consider iommu bypass enabled. This can cause some trouble if the DDW happens to start at 0x00. Instead if checking if the address is non-null, check directly if the DDW maps the whole partition, so it can bypass iommu. Signed-off-by: Leonardo Bras --- arch/powerpc/platforms/pseries/iommu.c | 17 ++++++++--------- 1 file changed, 8 insertions(+), 9 deletions(-) diff --git a/arch/powerpc/platforms/pseries/iommu.c b/arch/powerpc/platforms/pseries/iommu.c index 2d217cda4075..967634a379b0 100644 --- a/arch/powerpc/platforms/pseries/iommu.c +++ b/arch/powerpc/platforms/pseries/iommu.c @@ -1078,7 +1078,8 @@ static void reset_dma_window(struct pci_dev *dev, struct device_node *par_dn) * * returns the dma offset for use by the direct mapped DMA code. */ -static u64 enable_ddw(struct pci_dev *dev, struct device_node *pdn) +static u64 enable_ddw(struct pci_dev *dev, struct device_node *pdn, + bool *maps_partition) { int len, ret; struct ddw_query_response query; @@ -1237,9 +1238,9 @@ static u64 enable_ddw(struct pci_dev *dev, struct device_node *pdn) list_add(&window->list, &direct_window_list); spin_unlock(&direct_window_list_lock); - /* Only returns the dma_addr if DDW maps the whole partition */ if (len == order_base_2(max_addr)) - dma_addr = be64_to_cpu(ddwprop->dma_base); + *maps_partition = true; + dma_addr = be64_to_cpu(ddwprop->dma_base); goto out_unlock; out_free_window: @@ -1324,6 +1325,7 @@ static bool iommu_bypass_supported_pSeriesLP(struct pci_dev *pdev, u64 dma_mask) { struct device_node *dn = pci_device_to_OF_node(pdev), *pdn; const __be32 *dma_window = NULL; + bool ret = false; /* only attempt to use a new window if 64-bit DMA is requested */ if (dma_mask < DMA_BIT_MASK(64)) @@ -1344,13 +1346,10 @@ static bool iommu_bypass_supported_pSeriesLP(struct pci_dev *pdev, u64 dma_mask) break; } - if (pdn && PCI_DN(pdn)) { - pdev->dev.archdata.dma_offset = enable_ddw(pdev, pdn); - if (pdev->dev.archdata.dma_offset) - return true; - } + if (pdn && PCI_DN(pdn)) + pdev->dev.archdata.dma_offset = enable_ddw(pdev, pdn, &ret); - return false; + return ret; } static int iommu_mem_notifier(struct notifier_block *nb, unsigned long action, -- 2.25.4