Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp354981ybt; Fri, 26 Jun 2020 00:48:52 -0700 (PDT) X-Google-Smtp-Source: ABdhPJx42rAw4j73+Uq94sYg55D+OpR5iiYZLM68ctU/MP4B5c4SVCVcj2L013w/OAH9VZFEKTNQ X-Received: by 2002:a17:906:5250:: with SMTP id y16mr1442055ejm.3.1593157732569; Fri, 26 Jun 2020 00:48:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1593157732; cv=none; d=google.com; s=arc-20160816; b=S4jFGc3Ay8G097xYqOPAkej0gPsTchs49fU/GtmFgQDvWd3zuobNGXJ/so6QShePzt X+NBW05/Xb1fBkWHmoY/qxQzXhs9CkxpBkqDJIGxXVJod5ZxbZSPWVLbOMQ1o9XvNuqB n6rjZYzViSGLYZ1mvr0sf8sJDrEonCXuoTVaxuYXrju8pqdNYtebLzdO+OrbOU6Jc8QS EMz669adAGIKGA15ogzfK9HFrI8MwTVN9sBinskgXMBLtAXv2ri9zca4l62aDPYZ+deu 3e4M5C5UaKNWdxEo8d39hDsVc24fPX56ykG8Q8EGKIr0+Ntztz96JTBBabg3sMlF4lWj E4cQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=uilk6pA4v6KKUsLLMKY6bcWg9QtWqaF5/DWx18U/CC0=; b=prcWjgA4RxmRI3wdpKjaqhc449ypDc23js8T0gwa5rGq87cuiKeDGEWj65YuFhYySd H3KaYBDiBnvBHONMT0WBKDqGXDzP6LI7NDz2OLT2pAAfIGWFBpht8jyxDL8n8+bkeTwk cPaOKrhePMXhSUj6uVS96CqE6ClkAOAj+AWF55TaklzFdq7+mb6ULsVZD7bkmiiTzUP/ jeynuzhHAApoOHGiui8y/3p0aT/q7xRUTsY4j5kNKZUEhvqDI8tJvRQGy32tTWS3bWjU n4MTSmjxXK1X5h8GEsDSqyKjLzXzltEFHiAX9nHdpBUpxWueI1RgBvtxxJnuTZ5MKutk SJjQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wNRHexa5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h23si456960ejx.542.2020.06.26.00.48.29; Fri, 26 Jun 2020 00:48:52 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wNRHexa5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728878AbgFZHrw (ORCPT + 99 others); Fri, 26 Jun 2020 03:47:52 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37876 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728111AbgFZHrw (ORCPT ); Fri, 26 Jun 2020 03:47:52 -0400 Received: from mail-ej1-x641.google.com (mail-ej1-x641.google.com [IPv6:2a00:1450:4864:20::641]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 066ACC08C5C1 for ; Fri, 26 Jun 2020 00:47:52 -0700 (PDT) Received: by mail-ej1-x641.google.com with SMTP id l12so8395546ejn.10 for ; Fri, 26 Jun 2020 00:47:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=uilk6pA4v6KKUsLLMKY6bcWg9QtWqaF5/DWx18U/CC0=; b=wNRHexa5s1zJiUOQyWtpLRXSG5ABe3ivQzpVwdwmn8o/tEZ3m+fyj4FO67sPTR7iGi DpNfp1sF5xQI6z+w34Q0nCrcdbvULmc0+e1I8AwkbPv/n7tBvK9hQWB5afKP87qjKW06 AKTO4Ic3DR6pc55MzBsi6SUhapT0eVSocXd+lW+19x5PYMm8xySVNbEGipLDiYUeTeVV cK+kzpFrFU3vZ6pjqQRkZj4aeFNbOMZ6nFAAh/Mr4AEKLD+UxIHEOX3PSGfZ1VYrpPSl C+jhxyMXPeiK8p3tM4y8nLAf39PmbenImLBlqlgNyJa2RI/2nWh4gggsgzCCsz1g3Flx Wr3g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=uilk6pA4v6KKUsLLMKY6bcWg9QtWqaF5/DWx18U/CC0=; b=cy04K+2jL7gCoPO4txZy/rNNbwe3Mg19E5UnXOyR2zf7rcTQXFsLvfMbLS4V88UxaH HiALJqWFC3XNe2s9Vcslv3phj9HHkWp01UTGlv1AzwwIvwrM9ouLCEilILkhadAV3Uqt 1OxDT40ccFE1B/eVw1Rh7xRfEigd35IS9K2WwCBjfRreU7NpgYWJJH7FUotopQKbQcOe f7xy1m9PUe3JHLT1hcGf/4WDxSTJJ+wavBo9D165S+S2vN24wWuRUFd8yKcnSAVHXvxa wGRN0XeAYc5EEjIeHkH0Ao8FXFIyM9jMKwDRhFF+i5h3ot4gK1YVpRkktdPuiFGw1tnU p56A== X-Gm-Message-State: AOAM532TxvgGheI3M0GFdGq+JG6CE2VJS4+rVE+BBiiNOZKhM/AMVAg9 S3R5o1DUUC6/0SA6LQyr6JpNiA== X-Received: by 2002:a17:906:c14f:: with SMTP id dp15mr1444508ejc.454.1593157670667; Fri, 26 Jun 2020 00:47:50 -0700 (PDT) Received: from myrica ([2001:1715:4e26:a7e0:116c:c27a:3e7f:5eaf]) by smtp.gmail.com with ESMTPSA id be2sm8717486edb.92.2020.06.26.00.47.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 26 Jun 2020 00:47:50 -0700 (PDT) Date: Fri, 26 Jun 2020 09:47:38 +0200 From: Jean-Philippe Brucker To: Liu Yi L Cc: alex.williamson@redhat.com, eric.auger@redhat.com, baolu.lu@linux.intel.com, joro@8bytes.org, kevin.tian@intel.com, jacob.jun.pan@linux.intel.com, ashok.raj@intel.com, jun.j.tian@intel.com, yi.y.sun@intel.com, peterx@redhat.com, hao.wu@intel.com, iommu@lists.linux-foundation.org, kvm@vger.kernel.org, linux-kernel@vger.kernel.org, Will Deacon , Robin Murphy Subject: Re: [PATCH v3 02/14] iommu: Report domain nesting info Message-ID: <20200626074738.GA2107508@myrica> References: <1592988927-48009-1-git-send-email-yi.l.liu@intel.com> <1592988927-48009-3-git-send-email-yi.l.liu@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1592988927-48009-3-git-send-email-yi.l.liu@intel.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Jun 24, 2020 at 01:55:15AM -0700, Liu Yi L wrote: > IOMMUs that support nesting translation needs report the capability info > to userspace, e.g. the format of first level/stage paging structures. > > This patch reports nesting info by DOMAIN_ATTR_NESTING. Caller can get > nesting info after setting DOMAIN_ATTR_NESTING. > > v2 -> v3: > *) remvoe cap/ecap_mask in iommu_nesting_info. > *) reuse DOMAIN_ATTR_NESTING to get nesting info. > *) return an empty iommu_nesting_info for SMMU drivers per Jean' > suggestion. > > Cc: Kevin Tian > CC: Jacob Pan > Cc: Alex Williamson > Cc: Eric Auger > Cc: Jean-Philippe Brucker > Cc: Joerg Roedel > Cc: Lu Baolu > Signed-off-by: Liu Yi L > Signed-off-by: Jacob Pan > --- > drivers/iommu/arm-smmu-v3.c | 29 ++++++++++++++++++++-- > drivers/iommu/arm-smmu.c | 29 ++++++++++++++++++++-- Looks reasonable to me. Please move the SMMU changes to a separate patch and Cc the SMMU maintainers: Cc: Will Deacon Cc: Robin Murphy Thanks, Jean > include/uapi/linux/iommu.h | 59 +++++++++++++++++++++++++++++++++++++++++++++ > 3 files changed, 113 insertions(+), 4 deletions(-) > > diff --git a/drivers/iommu/arm-smmu-v3.c b/drivers/iommu/arm-smmu-v3.c > index f578677..0c45d4d 100644 > --- a/drivers/iommu/arm-smmu-v3.c > +++ b/drivers/iommu/arm-smmu-v3.c > @@ -3019,6 +3019,32 @@ static struct iommu_group *arm_smmu_device_group(struct device *dev) > return group; > } > > +static int arm_smmu_domain_nesting_info(struct arm_smmu_domain *smmu_domain, > + void *data) > +{ > + struct iommu_nesting_info *info = (struct iommu_nesting_info *) data; > + u32 size; > + > + if (!info || smmu_domain->stage != ARM_SMMU_DOMAIN_NESTED) > + return -ENODEV; > + > + size = sizeof(struct iommu_nesting_info); > + > + /* > + * if provided buffer size is not equal to the size, should > + * return 0 and also the expected buffer size to caller. > + */ > + if (info->size != size) { > + info->size = size; > + return 0; > + } > + > + /* report an empty iommu_nesting_info for now */ > + memset(info, 0x0, size); > + info->size = size; > + return 0; > +} > + > static int arm_smmu_domain_get_attr(struct iommu_domain *domain, > enum iommu_attr attr, void *data) > { > @@ -3028,8 +3054,7 @@ static int arm_smmu_domain_get_attr(struct iommu_domain *domain, > case IOMMU_DOMAIN_UNMANAGED: > switch (attr) { > case DOMAIN_ATTR_NESTING: > - *(int *)data = (smmu_domain->stage == ARM_SMMU_DOMAIN_NESTED); > - return 0; > + return arm_smmu_domain_nesting_info(smmu_domain, data); > default: > return -ENODEV; > } > diff --git a/drivers/iommu/arm-smmu.c b/drivers/iommu/arm-smmu.c > index 243bc4c..908607d 100644 > --- a/drivers/iommu/arm-smmu.c > +++ b/drivers/iommu/arm-smmu.c > @@ -1506,6 +1506,32 @@ static struct iommu_group *arm_smmu_device_group(struct device *dev) > return group; > } > > +static int arm_smmu_domain_nesting_info(struct arm_smmu_domain *smmu_domain, > + void *data) > +{ > + struct iommu_nesting_info *info = (struct iommu_nesting_info *) data; > + u32 size; > + > + if (!info || smmu_domain->stage != ARM_SMMU_DOMAIN_NESTED) > + return -ENODEV; > + > + size = sizeof(struct iommu_nesting_info); > + > + /* > + * if provided buffer size is not equal to the size, should > + * return 0 and also the expected buffer size to caller. > + */ > + if (info->size != size) { > + info->size = size; > + return 0; > + } > + > + /* report an empty iommu_nesting_info for now */ > + memset(info, 0x0, size); > + info->size = size; > + return 0; > +} > + > static int arm_smmu_domain_get_attr(struct iommu_domain *domain, > enum iommu_attr attr, void *data) > { > @@ -1515,8 +1541,7 @@ static int arm_smmu_domain_get_attr(struct iommu_domain *domain, > case IOMMU_DOMAIN_UNMANAGED: > switch (attr) { > case DOMAIN_ATTR_NESTING: > - *(int *)data = (smmu_domain->stage == ARM_SMMU_DOMAIN_NESTED); > - return 0; > + return arm_smmu_domain_nesting_info(smmu_domain, data); > default: > return -ENODEV; > } > diff --git a/include/uapi/linux/iommu.h b/include/uapi/linux/iommu.h > index 1afc661..898c99a 100644 > --- a/include/uapi/linux/iommu.h > +++ b/include/uapi/linux/iommu.h > @@ -332,4 +332,63 @@ struct iommu_gpasid_bind_data { > } vendor; > }; > > +/* > + * struct iommu_nesting_info - Information for nesting-capable IOMMU. > + * user space should check it before using > + * nesting capability. > + * > + * @size: size of the whole structure > + * @format: PASID table entry format, the same definition with > + * @format of struct iommu_gpasid_bind_data. > + * @features: supported nesting features. > + * @flags: currently reserved for future extension. > + * @data: vendor specific cap info. > + * > + * +---------------+----------------------------------------------------+ > + * | feature | Notes | > + * +===============+====================================================+ > + * | SYSWIDE_PASID | Kernel manages PASID in system wide, PASIDs used | > + * | | in the system should be allocated by host kernel | > + * +---------------+----------------------------------------------------+ > + * | BIND_PGTBL | bind page tables to host PASID, the PASID could | > + * | | either be a host PASID passed in bind request or | > + * | | default PASIDs (e.g. default PASID of aux-domain) | > + * +---------------+----------------------------------------------------+ > + * | CACHE_INVLD | mandatory feature for nesting capable IOMMU | > + * +---------------+----------------------------------------------------+ > + * > + */ > +struct iommu_nesting_info { > + __u32 size; > + __u32 format; > + __u32 features; > +#define IOMMU_NESTING_FEAT_SYSWIDE_PASID (1 << 0) > +#define IOMMU_NESTING_FEAT_BIND_PGTBL (1 << 1) > +#define IOMMU_NESTING_FEAT_CACHE_INVLD (1 << 2) > + __u32 flags; > + __u8 data[]; > +}; > + > +/* > + * struct iommu_nesting_info_vtd - Intel VT-d specific nesting info > + * > + * > + * @flags: VT-d specific flags. Currently reserved for future > + * extension. > + * @addr_width: The output addr width of first level/stage translation > + * @pasid_bits: Maximum supported PASID bits, 0 represents no PASID > + * support. > + * @cap_reg: Describe basic capabilities as defined in VT-d capability > + * register. > + * @ecap_reg: Describe the extended capabilities as defined in VT-d > + * extended capability register. > + */ > +struct iommu_nesting_info_vtd { > + __u32 flags; > + __u16 addr_width; > + __u16 pasid_bits; > + __u64 cap_reg; > + __u64 ecap_reg; > +}; > + > #endif /* _UAPI_IOMMU_H */ > -- > 2.7.4 >