Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp3538750ybt; Tue, 30 Jun 2020 05:32:22 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwgFV1qk3Nmu7NEG6ZhuS0mRtHypWU2NHFQTbfF59p1hicTvyO3FBBFbZeL8/vwr/cqtGei X-Received: by 2002:a17:906:1f0d:: with SMTP id w13mr18881855ejj.0.1593520342714; Tue, 30 Jun 2020 05:32:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1593520342; cv=none; d=google.com; s=arc-20160816; b=Am5JFZt5vi0nMth07hNYviE2nnuaGafyy9ukdpfFBEP0Ft4i/OUkMyaNjgu8ZLtSjv as9lOXjJ6i7ayBfInKQcNDZlrWEvw85sg28p4UI37AtNrOfBx4WRf51rCdFoaXL+FEoR wCrrWCj2vEP1OmH8HltBtdyoEn+6wdFtql0v8BFsDuvciBdXiMGRZE+N/MGhBo8Aqha4 AWEU1H3jJg0H56WQegn9vZYNzdeSAmVHpqBIbcUAiyANTQ3TkzKFataE8wysPwQR18jJ +YVi2FiiESxkA3j+IzVh1SBsa3n6cPqOzXMJH0tkbli3PCeQHskgg2jn3iwHj3a7moZD FGHA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=HmL+P5fkxFFcFdsmK5UC9WnUL7eNPGDARSvYdxMIoDQ=; b=z2oCcBuDBF5DGW888nzhGNCQF6wfCfBpMQi4DkU2r+XUo8nvmKy/fAH2qu0Jf8yXoo 8vXCAYqnyOw2cEDabuM6MMZE/K4WsR0nG4t5gw0PuRbomUwDq6S6aH1A0K7WBsDYNp7k 93Dl7c1NtCZBU/49SjgqqzBhw0MgDN1N7x/vKynFw/McMiRowCXBJJAR3iKfKfoQt/yt TMyaddR9QAvS5s0Is2CmoGS363+SuvOZVaKbWAudrap5UtZbPMjJ3kGdsutlcC3RQ+7t bWmyNbaq7vKbneWlSbsRGoTiBaEg49rbck5OqK8MgyPj7SoIjqvcMWcRQs+K/zkPnA5w hSIg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id c3si1676451edl.102.2020.06.30.05.31.59; Tue, 30 Jun 2020 05:32:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387658AbgF3M1p (ORCPT + 99 others); Tue, 30 Jun 2020 08:27:45 -0400 Received: from foss.arm.com ([217.140.110.172]:46140 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730689AbgF3M1o (ORCPT ); Tue, 30 Jun 2020 08:27:44 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 0E26E1FB; Tue, 30 Jun 2020 05:27:44 -0700 (PDT) Received: from [10.57.21.32] (unknown [10.57.21.32]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 4B98A3F71E; Tue, 30 Jun 2020 05:27:38 -0700 (PDT) Subject: Re: [PATCH v8 2/3] dt-bindings: arm-smmu: Add binding for Tegra194 SMMU To: Krishna Reddy Cc: joro@8bytes.org, will@kernel.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux-foundation.org, linux-kernel@vger.kernel.org, linux-tegra@vger.kernel.org, treding@nvidia.com, yhsu@nvidia.com, snikam@nvidia.com, praithatha@nvidia.com, talho@nvidia.com, bbiswas@nvidia.com, mperttunen@nvidia.com, nicolinc@nvidia.com, bhuntsman@nvidia.com, nicoleotsuka@gmail.com References: <20200630001051.12350-1-vdumpa@nvidia.com> <20200630001051.12350-3-vdumpa@nvidia.com> From: Robin Murphy Message-ID: <3e655881-bac4-f083-44ed-cfa0a61298d0@arm.com> Date: Tue, 30 Jun 2020 13:27:36 +0100 User-Agent: Mozilla/5.0 (Windows NT 10.0; rv:68.0) Gecko/20100101 Thunderbird/68.9.0 MIME-Version: 1.0 In-Reply-To: <20200630001051.12350-3-vdumpa@nvidia.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-GB Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2020-06-30 01:10, Krishna Reddy wrote: > Add binding for NVIDIA's Tegra194 SoC SMMU topology that is based > on ARM MMU-500. > > Signed-off-by: Krishna Reddy > --- > Documentation/devicetree/bindings/iommu/arm,smmu.yaml | 5 +++++ > 1 file changed, 5 insertions(+) > > diff --git a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml > index d7ceb4c34423b..5b2586ac715ed 100644 > --- a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml > +++ b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml > @@ -38,6 +38,11 @@ properties: > - qcom,sc7180-smmu-500 > - qcom,sdm845-smmu-500 > - const: arm,mmu-500 > + - description: NVIDIA SoCs that use more than one "arm,mmu-500" Hmm, there must be a better way to word that to express that it only applies to the sets of SMMUs that must be programmed identically, and not any other independent MMU-500s that might also happen to be in the same SoC. > + items: > + - enum: > + - nvdia,tegra194-smmu > + - const: arm,mmu-500 Is the fallback compatible appropriate here? If software treats this as a standard MMU-500 it will only program the first instance (because the second isn't presented as a separate MMU-500) - is there any way that isn't going to blow up? Robin. > - items: > - const: arm,mmu-500 > - const: arm,smmu-v2 >